ZHCSIF8I December 2015 – August 2024 DLPC230-Q1 , DLPC231-Q1
PRODUCTION DATA
PARAMETER | TEST CONDITIONS | MIN | TYP(1) | MAX(2) | UNIT | |
---|---|---|---|---|---|---|
TOTAL | ||||||
I(VCC11) | 1.1V total current | 201 | 467.1 | mA | ||
I(VCC18) | 1.8V total current | 71 | 151.6 | mA | ||
I(VCC33) | 3.3V total current | 28.1 | 30.1 | mA | ||
ESTIMATED CURRENT PER SUPPLY(3) | ||||||
I(VCCK) | 1.1V Core current | 131.5 | 390.7 | mA | ||
I(VCC11A_DDI_0) | 1.1V Core current (Filtered) | At 600MHz data rate | 15.8 | 17.4 | mA | |
I(VCC11A_DDI_1) | 1.1V Core current (Filtered) | At 600MHz data rate | 15.8 | 17.4 | mA | |
I(VCC11A_LVDS) | 1.1V Core current (Filtered) | OpenLDI Interface, single port, 5 lanes active | 22.5 | 24.8 | mA | |
I(VCC11AD_PLLM) | 1.1V Core current (MCG PLL) | 7.7 | 8.4 | mA | ||
I(VCC11AD_PLLD) | 1.1V Core current (DCG PLL) | 7.7 | 8.4 | mA | ||
I(VCC18A_LVDS) | 1.8V I/O current (Both 8-bit ports - DMD HS differential Interface) | At 600MHz data rate | 63.3 | 131.5 | mA | |
I(VCC18A_LVDS) | 1.8V I/O current (DMD LS differential Interface) | At 120MHz data rate | 5.2 | 10.7 | mA | |
I(VCC18IO) | 1.8V I/O current (DMD LS single-ended interfaces, DMD reset) | 2.5 | 9.4 | mA | ||
I(VCC3IO_MVGP) | 3.3V I/O current (TPS99000-Q1 SPI, TPS99000-Q1 Reset, PMIC_PARKZ, RESETZ) | 1.7 | 1.8 | mA | ||
I(VCC3IO_INTF) | 3.3V I/O current (Host SPI, Host I2C, Host IRQ, JTAG, Parallel Port) | 1.7 | 1.8 | mA | ||
I(VCC3IO_FLSH) | 3.3V I/O current (Serial Flash SPI interface) | 5.5 | 5.9 | mA | ||
I(VCC3IO_OSC) | 3.3V I/O current (Crystal/Oscillator) | With 3kΩ external series resistor (RS) | 0.975 | 1.3 | mA | |
I(VCC3IO) | 3.3V I/O current (GPIO, PMIC_AD3, Mstr I2C, TSTPT, ETM, and so forth) | 12.6 | 13.5 | mA | ||
I(VCC33A_LVDS) | 3.3V I/O current (OpenLDI Interface - each port - 5 lanes active) | 6.3 | 6.8 | mA |