over operating free-air temperature range (unless otherwise noted)PARAMETER(4)(5)(6) | TEST CONDITIONS | MIN | TYP(1) | MAX(2) | UNIT |
---|
I(VDD) + I(VDD_PLLM) + I(VDD_PLLD) | 1.1V rails | Frame rate = 60 Hz | | 111 | 160 | mA |
Frame rate = 120 Hz | | 132 | 196 |
Frame rate = 240 Hz | | 179 | 295 |
I(VDD_PLLM) | MCG PLL 1.1-V current(3) | Frame rate = 60 Hz | | 6 | | mA |
Frame rate = 120 Hz | | 6 | |
Frame rate = 240 Hz | | 6 | |
I(VDD_PLLD) | DCG PLL 1.1-V current(3) | Frame rate = 60 Hz | | 6 | | mA |
Frame rate = 120 Hz | | 6 | |
Frame rate = 240 Hz | | 6 | |
I(VCC18) | All 1.8-V I/O current: (1.8-V power supply for all I/O other than the host or parallel interface and the SPI flash interface) | Frame rate = 60 Hz | | 27 | 36 | mA |
Frame rate = 120 Hz | | 27 | 36 |
Frame rate = 240 Hz | | 27 | 36 |
I(VCC_INTF) | Host or parallel interface I/O current: 1.8 to 3.3 V (includes IIC0, PDATA, video syncs, and HOST_IRQ pins)(3) | Frame rate = 60 Hz | | 2 | | mA |
Frame rate = 120 Hz | | 2 | |
Frame rate = 240 Hz | | 2 | |
I(VCC_FLSH) | Flash interface I/O current:1.8 to 3.3 V(3) | Frame rate = 60 Hz | | 1 | | mA |
Frame rate = 120 Hz | | 1 | |
Frame rate = 240 Hz | | 1 | |
(1) If measured on a system, typical PVT (process, voltage, and temperature) conditions (i.e. nominal process, typical voltage, and 25°C nominal ambient temperature) and various input images were used.
(2) Measured on a system with worst case PVT condition(s) (i.e. corner process, high voltage, and high temperature of 65°C) and white noise input image.
(3) This rail was not measured due to board limitations. Simulation values are used instead. Simulations assume 12.5% activity factor, 30% clock gating on appropriate domains, and mixed SVT (standard threshold voltage) or HVT (high threshold voltage) cells.
(4) For the measured cases, all pins using 1.1 V were tied together (including VDDLP12), and programmable host and flash I/O are at the minimum nominal voltage (that is 1.8 V).
(5) Input image is 854 × 480 (WVGA) 24-bits using reduced VESA timings on the parallel interface at the frame rate shown with the 0.2-inch WVGA (DLP2010) DMD. The controller has the CAIC and LABB algorithms turned off.
(6) The measured values do not take into account software updates or customer changes that may affect power performance.