4 Revision History
Changes from Revision C (June 2019) to Revision D (August 2021)
- 总数据表格式和订购更新Go
- 更新了整个文档中的表格、图和交叉参考的编号格式Go
- 将提到 I2C 或 SPI 的旧术语实例全局更改为初级和次级。Go
- Deleted mention of mirror parking time from PARKZ pin description
and moved to a specification tableGo
- Changed JTAG pin names from Reserved to proper names Go
- Deleted support for adjustable DATAEN_CMD polarity Go
- Deleted support for adjusting PCLK capture edge in software Go
- Added DSI pin informationGo
- Changed the description of how to use the CMP_OUT pin and corrected
how the comparator must use GPIO_10 (RC_CHARGE) instead of CMP_PWM Go
- Deleted support for CMP_PWMGo
- Deleted mention of unsupported light sensor on GPIO_13 and GPIO_12 Go
- Deleted reference of the LS_PWR circuit being used for the light
sensorGo
- Deleted mention of the unsupported LABB output sample and hold
sensor control signalGo
- Clarified GPIO_03 - GPIO_01 pins are required to be used as a SPI1
portGo
- Deleted unneeded VCC_INTF and VCC_FLSH absolute maximum values Go
- Changed Updated VDDLP12 information Go
- Changed incorrect pin tolerance Go
- Changed and fixed incorrect test conditions for current drive strengthsGo
- Deleted redundant ǀVODǀ specification which is referenced in later sectionsGo
- Added minimum and maximum values for VOH for I/O type 4Go
- Added minimum and maximum values for VOL for I/O type 4Go
- Deleted incorrect reference to 2.5V, 24mA drive Go
- Deleted incorrect steady-state common mode voltage reference Go
- Changed high voltage tolerant I/O note to only refer to the I2C buffer and changed VCC to VCC_INTF.Go
- Added |VOD| minimum and maximum values, and changed the
typical value.Go
- Added high-level output voltage minimum and maximum values for the
sub-LVDS DMD interface, deleted redundant mention of specification, and changed
the typical value. Go
- Added low-level output voltage minimum and maximum values for the
sub-LVDS DMD interface, deleted redundant mention of specification, and changed
the typical value. Go
- Corrected the name of the DMD Low-Speed signals from inputs to outputs. Go
- Deleted VOH(DC) maximum and VOL(DC) minimum values. Go
- Added note about DMD input specs being met if a proper series termination resistor is used Go
- Deleted reference of selecting unsupported oscillator frequency Go
- Corrected system oscillator clock period to match clock frequency Go
- Changed pulse duration percent spec from a maximum to a minimum Go
- Added condition for VDD rise time Go
- Changed the minimum flash SPI_CLK frequencyGo
- Corrected flash interface clock period to match clock frequency Go
- Changed DMD HS Clock switching rate from maximum to nominal and added accompanying clock specification Go
- Added the Section 6.18 section to clarify chipset support requirementsGo
- Added information that the parallel interface isn't ready to accept data until the auto-initialization process is completedGo
- Changed how the 500 ms startup time is described Go
- Changed device markings image and definitions Go
Changes from Revision B (January 2018) to Revision C (June 2019)
- Changed mirror parking time from "500 μs" to "20 ms" for PARKZ
description in Pin Functions tableGo
- Added
Section 7.3.7
Go