ZHCSFD6G july 2016 – august 2023 DP83822H , DP83822HF , DP83822I , DP83822IF
PRODUCTION DATA
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
T1 | RESET pulse width | XI clock must be stable for a minimum of 1 μs during RESET pulse low time | 10 | μs | ||
T2 | Post RESET stabilization time prior to MDC preamble for register accesses | MDIO is pulled high for 32-bit serial management initialization | 2 | ms | ||
T3 | Hardware configuration latch-in time for RESET | 120 | ns | |||
T4 | Hardware configuration pins transition to output drivers | 64 | ns | |||
T5 | Fast Link Pulse transmission delay post RESET | 1.5 | s |