ZHCSFD6G july   2016  – august 2023 DP83822H , DP83822HF , DP83822I , DP83822IF

PRODUCTION DATA  

  1.   1
  2. 1 特性
  3. 2 应用
  4. 3 说明
  5. 4 Revision History
  6. 5 Device Comparison Table
  7. 6 Pin Configuration and Functions
  8. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  Electrical Characteristics
    6. 7.6  Timing Requirements, Power-Up Timing
    7. 7.7  Timing Requirements, Power-Up With Unstable XI Clock
    8. 7.8  Timing Requirements, Reset Timing
    9. 7.9  Timing Requirements, Serial Management Timing
    10. 7.10 Timing Requirements, 100 Mbps MII Transmit Timing
    11. 7.11 Timing Requirements, 100 Mbps MII Receive Timing
    12. 7.12 Timing Requirements, 10 Mbps MII Transmit Timing
    13. 7.13 Timing Requirements, 10 Mbps MII Receive Timing
    14. 7.14 Timing Requirements, RMII Transmit Timing
    15. 7.15 Timing Requirements, RMII Receive Timing
    16. 7.16 Timing Requirements, RGMII
    17. 7.17 Normal Link Pulse Timing
    18. 7.18 Auto-Negotiation Fast Link Pulse (FLP) Timing
    19. 7.19 10BASE-Te Jabber Timing
    20. 7.20 100BASE-TX Transmit Latency Timing
    21. 7.21 100BASE-TX Receive Latency Timing
    22. 7.22 Timing Diagrams
    23. 7.23 Typical Characteristics
  9. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Energy Efficient Ethernet
        1. 8.3.1.1 EEE Overview
        2. 8.3.1.2 EEE Negotiation
      2. 8.3.2 Wake-on-LAN Packet Detection
        1. 8.3.2.1 Magic Packet Structure
        2. 8.3.2.2 Magic Packet Example
        3. 8.3.2.3 Wake-on-LAN Configuration and Status
      3. 8.3.3 Start of Frame Detect for IEEE 1588 Time Stamp
      4. 8.3.4 Clock Output
    4. 8.4 Device Functional Modes
      1. 8.4.1  MAC Interfaces
        1. 8.4.1.1 Media Independent Interface (MII)
        2. 8.4.1.2 Reduced Media Independent Interface (RMII)
        3. 8.4.1.3 Reduced Gigabit Media Independent Interface (RGMII)
      2. 8.4.2  Serial Management Interface
        1. 8.4.2.1 Extended Register Space Access
        2. 8.4.2.2 Write Address Operation
        3. 8.4.2.3 Read Address Operation
        4. 8.4.2.4 Write (No Post Increment) Operation
        5. 8.4.2.5 Read (No Post Increment) Operation
        6. 8.4.2.6 Write (Post Increment) Operation
        7. 8.4.2.7 Read (Post Increment) Operation
        8. 8.4.2.8 Example Write Operation (No Post Increment)
        9. 8.4.2.9 Example Read Operation (No Post Increment)
      3. 8.4.3  100BASE-TX
        1. 8.4.3.1 100BASE-TX Transmitter
          1. 8.4.3.1.1 Code-Group Encoding and Injection
          2. 8.4.3.1.2 Scrambler
          3. 8.4.3.1.3 NRZ to NRZI Encoder
          4. 8.4.3.1.4 Binary to MLT-3 Converter
        2. 8.4.3.2 100BASE-TX Receiver
      4. 8.4.4  100BASE-FX
        1. 8.4.4.1 100BASE-FX Transmit
        2. 8.4.4.2 100BASE-FX Receive
      5. 8.4.5  10BASE-Te
        1. 8.4.5.1 Squelch
        2. 8.4.5.2 Normal Link Pulse Detection and Generation
        3. 8.4.5.3 Jabber
        4. 8.4.5.4 Active Link Polarity Detection and Correction
      6. 8.4.6  Auto-Negotiation (Speed / Duplex Selection)
      7. 8.4.7  Auto-MDIX Resolution
      8. 8.4.8  Loopback Modes
        1. 8.4.8.1 Near-End Loopback
        2. 8.4.8.2 MII Loopback
        3. 8.4.8.3 PCS Loopback
        4. 8.4.8.4 Digital Loopback
        5. 8.4.8.5 Analog Loopback
        6. 8.4.8.6 Far-End (Reverse) Loopback
      9. 8.4.9  BIST Configurations
      10. 8.4.10 Cable Diagnostics
        1. 8.4.10.1 TDR
      11. 8.4.11 Fast Link Down Functionality
    5. 8.5 Programming
      1. 8.5.1 Hardware Bootstrap Configurations
      2. 8.5.2 LED Configuration
      3. 8.5.3 PHY Address Configuration
    6. 8.6 Register Maps
  10. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Applications
      1. 9.2.1 TPI Network Circuit
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
        3. 9.2.1.3 Application Curves
      2. 9.2.2 Fiber Network Circuit
        1. 9.2.2.1 Design Requirements
          1. 9.2.2.1.1 Clock Requirements
            1. 9.2.2.1.1.1 Oscillator
            2. 9.2.2.1.1.2 Crystal
        2. 9.2.2.2 Detailed Design Procedure
          1. 9.2.2.2.1 MII Layout Guidelines
          2. 9.2.2.2.2 RMII Layout Guidelines
          3. 9.2.2.2.3 RGMII Layout Guidelines
          4. 9.2.2.2.4 MDI Layout Guidelines
        3. 9.2.2.3 Application Curves
  11. 10Power Supply Recommendations
    1. 10.1 Power Supply Characteristics
  12. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 Signal Traces
      2. 11.1.2 Return Path
      3. 11.1.3 Transformer Layout
        1. 11.1.3.1 Transformer Recommendations
      4. 11.1.4 Metal Pour
      5. 11.1.5 PCB Layer Stacking
    2. 11.2 Layout Example
  13. 12Device and Documentation Support
    1. 12.1 Related Links
    2. 12.2 接收文档更新通知
    3. 12.3 支持资源
    4. 12.4 Trademarks
    5. 12.5 静电放电警告
    6. 12.6 术语表
  14. 13Mechanical, Packaging, and Orderable Information
    1. 13.1 Package Option Addendum
      1. 13.1.1 Packaging Information
      2. 13.1.2 Tape and Reel Information

封装选项

请参考 PDF 数据表获取器件具体的封装图。

机械数据 (封装 | 引脚)
  • RHB|32
散热焊盘机械数据 (封装 | 引脚)
订购信息

4 Revision History

Changes from Revision F (June 2021) to Revision G (August 2023)

  • 将 IEC 6100 更正为 IEC 61000Go
  • Changed Language in LED pins from 'Mode' to 'Function'Go
  • Changed 'Other Inputs' Max rating from 3.8 to 'VDDIO + 0.3V'Go
  • Added last sentence and register write list. "After enabling/setting the RX_SFD..." etcGo
  • Third & fourth paragraph added. Go
  • Added LED_1 . Go
  • Changed details of register 0x0018 to say LED instead of LED_0 for bits 10:9 Go
  • Changed the details of register 0x0027 to include Harmonics Compliance Test noteGo
  • Updated details of register 0x0040; added bit 13 descriptionGo
  • Changed Pin 1 Quadrant from Q2 to Q1Go

Changes from Revision E (March 2019) to Revision F (June 2021)

  • 更新了整个文档的表、图和交叉参考的编号格式Go
  • 更新了“特性”部分以突出显示关键特性。Go
  • 添加了商标Go
  • Added clarification on Tx_CLK state in reset in pin function table.Go
  • Added clarification on TX_CLK state in reset in IO Pins State During Reset tableGo
  • Added 100BASE-FX output parameters Go
  • Added AVO footnoteGo
  • Added timing requirement for reset after stabilization of XI clock. Go
  • Added RMII transmit latency number Go
  • Added RGMII transmit latency number Go
  • Added RMII receive latency numberGo
  • Added RGMII receive latency number.Go
  • Updated details of earlier "reserved" bits of register 0x000B and 0x003FGo
  • Updated description for register 0x0015 and 0x001CGo
  • Added register description of following registers: 0x101,0x0106,0x0107,0x0126,0x04D4,0x0121,0x0122,0x0124,0x010F,0x0111,0x0129,0x0130,0x0410,0x0416,0x0418,0x0450,0x040D ,0x041F,0x0421Go
  • Added further information to registers 0x0000,0x0001,0x0469,0x0703CGo
  • Updated default values for registers :0x0008,0x000A,0x0010,0x0017,0x001E,0x0155,0x0215,0x0462,0x3000,0x3001,0x3014,0x3016Go
  • Changed TPI network diagram to include optional ferrite bead for EMC improvementGo

Changes from Revision D (March 2019) to Revision E (March 2019)

  • Changed to fix typos on Table 1 Go

Changes from Revision C (April 2018) to Revision D (March 2019)

  • Changed the description for LED_1 in Pin Functions table.Go
  • Changed reset pin state for RX_D[3:0] and LED_1 pins in IO Pins State During ResetGo
  • Added XO and XI capacitanceGo
  • Added Test Conditions to PMD OUTPUT section of the Electrical Characteristics TableGo
  • Changed Parameter descriptions and units in Reset Timing Requirements table to match device performance.Go
  • Changed NOTE for 100BASE-FX Signal Detect pin polarity from Active LOW to Active HIGH.Go
  • Changed LED_0 strap modes to remove Mode 2 and Mode 3. Go
  • Changed strap description for SD_EN pin from Active LOW to Active HIGH.Go
  • Deleted LED_0 configuration table.Go
  • Changed LED_1 Configuration table to merge LED_0 and LED_1 configuration into a single table for clarity.Go
  • Changed note in Section 8.5.2 section to clarify LED connections.Go
  • Added registers 0x0106, 0x0107, 0x010F, 0x0114, 0x0116, 0x0126, 0x04D4, 0x04D5, and 0x04D6 Go
  • Added 100Base-TX MII power consumption data for -40oC and 125oCGo

Changes from Revision B (March 2018) to Revision C (April 2018)

  • Changed TX_D[1:0] back to TX_D[3:0]Go
  • Changed RX_D[1:0] back to RX_D[3:0]Go

Changes from Revision A (August 2016) to Revision B (March 2018)

  • 根据最新 TI 文档和翻译标准更新了数据表文本和格式Go
  • Updated description of pin 24 and changed pin type from: I/O, PD to: I/O Go
  • Added MII: 100BASE-TX Transmit Latency Timing table Go
  • Added MII: 100BASE-TX Receive Latency Timing table Go
  • Device Power-Up Timing diagram modified to include start voltage limitsGo
  • Added the 100BASE-TX Transmit Latency Timing graphic Go
  • Added the 100BASE-TX Receive Latency Timing graphic Go
  • Changed the Functional Block Diagram Go
  • Changed TX_D[3:0] to TX_D[1:0]Go
  • Changed RX_D[3:0] to RX_D[1:0]Go
  • Added note to the 100BASE-FX Receive section and changed the SD_DIS pin to SD_ENGo
  • Changed RX_ER strap function from: AMDIX_EN (SD_DIS) to: AMDIX_EN (SD_EN)Go
  • Added the Detailed Design Procedure section for the TPI Network Circuit typical applicationGo
  • Switched the order of the typical applicationsGo
  • Added note to the Oscillator section Go
  • Changed the Power Connections graphic Go

Changes from Revision * (August 2016) to Revision A (August 2016)

  • 将“米6体育平台手机版_好二三四预发布”更改为“量产数据发布”Go
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |