ZHCSEC3D October 2015 – November 2022 DP83867CS , DP83867E , DP83867IS
PRODUCTION DATA
请参考 PDF 数据表获取器件具体的封装图。
A general best practice is to have a solid return path beneath all signal traces. This return path can be a continuous ground or DC power plane. Reducing the width of the return path width can potentially affect the impedance of the signal trace. This effect is more prominent when the width of the return path is comparable to the width of the signal trace. Breaks in return path beneath the signal traces should be avoided at all cost. A signal crossing a plane split may cause unpredictable return path currents and would likely impact signal quality as well, potentially creating EMI problems. See Figure 11-2