ZHCSEC3D October 2015 – November 2022 DP83867CS , DP83867E , DP83867IS
PRODUCTION DATA
请参考 PDF 数据表获取器件具体的封装图。
Speed optimization, also known as link downshift, enables fallback to 100-M operation after multiple consecutive failed attempts at Gigabit link establishment. Such a case could occur if cabling with only four wires (two twisted pairs) were connected instead of the standard cabling with eight wires (four twisted pairs).
The number of failed link attempts before falling back to 100-M operation is configurable. By default, four failed link attempts are required before falling back to 100 M.
In enhanced mode, fallback to 100 M can occur after one failed link attempt if energy is not detected on the C and D channels. Speed optimization also supports fallback to 10 M if link establishment fails in Gigabit and in 100-M mode.
Speed optimization can be enabled through register configuration.