米6体育平台手机版

ZHCSJ46F December 2016 – December 2018 DRA74P , DRA75P

ADVANCE INFORMATION for pre-production products; subject to change without notice.

封装选项

机械数据 (封装 | 引脚)

ABZ|760
- MPBGAN4A

散热焊盘机械数据 (封装 | 引脚)

订购信息

zhcsj46f_oa

5.10.6.12 McSPI

The McSPI is a master/slave synchronous serial bus. There are four separate McSPI modules (SPI1, SPI2, SPI3, and SPI4) in the device. All these four modules support up to four external devices (four chip selects) and are able to work as both master and slave.

The McSPI modules include the following main features:

Serial clock with programmable frequency, polarity, and phase for each channel
Wide selection of SPI word lengths, ranging from 4 to 32 bits
Up to four master channels, or single channel in slave mode
Master multichannel mode:
- Full duplex/half duplex
- Transmit-only/receive-only/transmit-and-receive modes
- Flexible input/output (I/O) port controls per channel
- Programmable clock granularity
- SPI configuration per channel. This means, clock definition, polarity enabling and word width
Power management through wake-up capabilities
Programmable timing control between chip select and external clock generation
Built-in FIFO available for a single channel
Each SPI module supports multiple chip select pins spim_cs[i], where i = 1 to 4

NOTE

For more information, see the Serial Communication Interface section of the Device TRM.

NOTE

The McSPIm module (m = 1 to 4) is also referred to as SPIm.

CAUTION

The IO timings provided in this section are applicable for all combinations of signals for SPI1 and SPI2. However, the timings are only valid for SPI3 and SPI4 if signals within a single IOSET are used. The IOSETS are defined in the Table 5-75.

Table 5-73, Figure 5-54 and Figure 5-55 present timing requirements for McSPI - master mode.

Table 5-73 Timing Requirements for SPI - Master Mode ^{⁽¹⁾⁽⁸⁾}

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
SM1	t_c(SPICLK)	Cycle time, spi_sclk ^{⁽¹⁾⁽²⁾}	SPI1/2/3/4	20.8 ^⁽³⁾		ns
SM2	t_w(SPICLKL)	Typical Pulse duration, spi_sclk low ^⁽¹⁾		0.5×P-1 ^⁽⁴⁾		ns
SM3	t_w(SPICLKH)	Typical Pulse duration, spi_sclk high ^⁽¹⁾		0.5×P-1 ^⁽⁴⁾		ns
SM4	t_{su(MISO-SPICLK)}	Setup time, spi_d[x] valid before spi_sclk active edge ^⁽¹⁾		4.4		ns
SM5	t_{h(SPICLK-MISO)}	Hold time, spi_d[x] valid after spi_sclk active edge ^⁽¹⁾		3.9		ns
SM6	t_{d(SPICLK-SIMO)}	Delay time, spi_sclk active edge to spi_d[x] transition ^⁽¹⁾	SPI1	-4.27	4.27	ns
			SPI2	-4.32	4.32	ns
			SPI3	-5.37	4.23	ns
			SPI4	-3.81	4.41	ns
SM7	t_d(CS-SIMO)	Delay time, spi_cs[x] active edge to spi_d[x] transition			5	ns
SM8	t_d(CS-SPICLK)	Delay time, spi_cs[x] active to spi_sclk first edge ^⁽¹⁾	MASTER_PHA0 ^⁽⁵⁾	B-4.6 ^⁽⁶⁾		ns
SM8	t_d(CS-SPICLK)	Delay time, spi_cs[x] active to spi_sclk first edge ^⁽¹⁾	MASTER_PHA1 ^⁽⁵⁾	A-4.6 ^⁽⁷⁾		ns
SM9	t_d(SPICLK-CS)	Delay time, spi_sclk last edge to spi_cs[x] inactive ^⁽¹⁾	MASTER_PHA0 ^⁽⁵⁾	A-4.6 ^⁽⁷⁾		ns
SM9	t_d(SPICLK-CS)	Delay time, spi_sclk last edge to spi_cs[x] inactive ^⁽¹⁾	MASTER_PHA1 ^⁽⁵⁾	B-4.6 ^⁽⁶⁾		ns

This timing applies to all configurations regardless of SPI_CLK polarity and which clock edges are used to drive output data and capture input data.
Related to the SPI_CLK maximum frequency.
20.8 ns cycle time = 48 MHz
P = SPICLK period.
SPI_CLK phase is programmable with the PHA bit of the SPI_CH(i)CONF register.
B = (TCS + 0.5) × TSPICLKREF × Fratio, where TCS is a bit field of the SPI_CH(i)CONF register and Fratio = Even ≥2.
When P = 20.8 ns, A = (TCS + 1) × TSPICLKREF, where TCS is a bit field of the SPI_CH(i)CONF register. When P > 20.8 ns, A = (TCS + 0.5) × Fratio × TSPICLKREF, where TCS is a bit field of the SPI_CH(i)CONF register.
The IO timings provided in this section are applicable for all combinations of signals for spi1 and spi2. However, the timings are only valid for spi3 and spi4 if signals within a single IOSET are used. The IOSETs are defined in the following tables.

Figure 5-54 McSPI - Master Mode Transmit

Figure 5-55 McSPI - Master Mode Receive

Table 5-74, Figure 5-56 and Figure 5-57 present timing requirements for McSPI - slave mode.

Table 5-74 Timing Requirements for SPI - Slave Mode^⁽⁶⁾

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
SS1^⁽²⁾^⁽¹⁾	t_c(SPICLK)	Cycle time, spi_sclk ^⁽³⁾		62.5		ns
SS2^⁽¹⁾	t_w(SPICLKL)	Typical Pulse duration, spi_sclk low		0.45P ^⁽⁴⁾		ns
SS3^⁽¹⁾	t_w(SPICLKH)	Typical Pulse duration, spi_sclk high		0.45P ^⁽⁴⁾		ns
SS4^⁽¹⁾	t_{su(SIMO-SPICLK)}	Setup time, spi_d[x] valid before spi_sclk active edge		5		ns
SS5^⁽¹⁾	t_{h(SPICLK-SIMO)}	Hold time, spi_d[x] valid after spi_sclk active edge		5		ns
SS6^⁽¹⁾	t_{d(SPICLK-SOMI)}	Delay time, spi_sclk active edge to mcspi_somi transition	SPI1/2/3	2	26.1	ns
SS6^⁽¹⁾	t_{d(SPICLK-SOMI)}	Delay time, spi_sclk active edge to mcspi_somi transition	SPI4	2	18	ns
SS7^⁽⁵⁾	t_d(CS-SOMI)	Delay time, spi_cs[x] active edge to mcspi_somi transition			20.95	ns
SS8^⁽¹⁾	t_{su(CS-SPICLK)}	Setup time, spi_cs[x] valid before spi_sclk first edge		5		ns
SS9^⁽¹⁾	t_h(SPICLK-CS)	Hold time, spi_cs[x] valid after spi_sclk last edge		5		ns

This timing applies to all configurations regardless of SPI_CLK polarity and which clock edges are used to drive output data and capture input data.
When operating the SPI interface in RX-only mode, the minimum Cycle time is 26 ns (38.4 MHz)
62.5ns Cycle time = 16 MHz
P = SPICLK period.
PHA = 0; SPI_CLK phase is programmable with the PHA bit of the SPI_CH(i)CONF register.
The IO timings provided in this section are applicable for all combinations of signals for spi1 and spi2. However, the timings are only valid for spi3 and spi4 if signals within a single IOSET are used. The IOSETs are defined in the following tables.

Figure 5-56 McSPI - Slave Mode Transmit

Figure 5-57 McSPI - Slave Mode Receive

In Table 5-75 are presented the specific groupings of signals (IOSET) for use with SPI3 and SPI4.

Table 5-75 McSPI3/4 IOSETs

Signal	IOSET1		IOSET2		IOSET3		IOSET4		IOSET5		IOSET6
Signal	BALL	MUX	BALL	MUX	BALL	MUX	BALL	MUX	BALL	MUX	BALL	MUX
SPI3
spi3_sclk	AD9	8	E11	8	V2	7	B12	3	C18	2	AC4	1
spi3_d1	AF9	8	B10	8	Y1	7	A11	3	A21	2	AC7	1
spi3_d0	AE9	8	C11	8	W9	7	B13	3	G16	2	AC6	1
spi3_cs0	AF8	8	D11	8	V9	7	A12	3	D17	2	AC9	1
spi3_cs1	AC3	1	B11	8	AC3	1	E14	3	B11	8	AC3	1
spi3_cs2	-	-	F11	8	-	-	F11	8	F11	8	-	-
spi3_cs3	-	-	A10	8	-	-	A10	8	A10	8	-	-
SPI4
spi4_sclk	N7	8	G1	8	V7	7	AA3	2	AC8	1	-	-
spi4_d1	R4	8	G6	8	U7	7	AB9	2	AD6	1	-	-
spi4_d0	N9	8	F2	8	V6	7	AB3	2	AB8	1	-	-
spi4_cs0	P9	8	F3	8	U6	7	AA4	2	AB5	1	-	-
spi4_cs1	P4	8	P4	8	Y1	8	Y1	8	Y1	8	-	-
spi4_cs2	R3	8	R3	8	W9	8	W9	8	W9	8	-	-
spi4_cs3	T2	8	T2	8	V9	8	V9	8	V9	8	-	-