米6体育平台手机版

ZHCSI52G August 2016 – March 2019 DRA780 , DRA781 , DRA782 , DRA783 , DRA785 , DRA786 , DRA787 , DRA788

PRODUCTION DATA.

封装选项

请参考 PDF 数据表获取器件具体的封装图。

机械数据 (封装 | 引脚)

ABF|367

散热焊盘机械数据 (封装 | 引脚)

订购信息

zhcsi52g_oa

5.9.6.5.2 GPMC/NOR Flash Interface Asynchronous Timing

Table 5-35 and Table 5-36 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-28, Figure 5-29, Figure 5-30, Figure 5-31, Figure 5-32 and Figure 5-33).

Table 5-35 GPMC/NOR Flash Interface Timing Requirements - Asynchronous Mode

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
FA5	t_acc(DAT)	Data Maximum Access Time (GPMC_FCLK cycles)		H ^⁽¹⁾	cycles
FA20	t_{acc1-pgmode(DAT)}	Page Mode Successive Data Maximum Access Time (GPMC_FCLK cycles)		P ^⁽²⁾	cycles
FA21	t_{acc2-pgmode(DAT)}	Page Mode First Data Maximum Access Time (GPMC_FCLK cycles)		H ^⁽¹⁾	cycles
-	t_su(DV-OEH)	Setup time, read gpmc_ad[15:0] valid before gpmc_oen_ren high	1.9		ns
-	-	t_h(OEH-DV)	Hold time, read gpmc_ad[15:0] valid after gpmc_oen_ren high	1		ns

H = Access Time × (TimeParaGranularity + 1)
P = PageBurstAccessTime × (TimeParaGranularity + 1)

Table 5-36 GPMC/NOR Flash Interface Switching Characteristics - Asynchronous Mode

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
-	t_r(DO)	Rising time, gpmc_ad[15:0] output data	0.447	4.067	ns
-	-	t_f(DO)	Fallling time, gpmc_ad[15:0] output data	0.43	4.463	ns
FA0	t_w(nBEV)	Pulse duration, gpmc_ben[1:0] valid time		N	ns
FA1	t_w(nCSV)	Pulse duration, gpmc_cs[7:0] low		A	ns
FA3	t_{d(nCSV-nADVIV)}	Delay time, gpmc_cs[7:0] valid to gpmc_advn_ale invalid	B - 0.2	B + 2.0	ns
FA4	t_{d(nCSV-nOEIV)}	Delay time, gpmc_cs[7:0] valid to gpmc_oen_ren invalid (Single read)	C - 0.2	C + 2.0	ns
FA9	t_d(AV-nCSV)	Delay time, address bus valid to gpmc_cs[7:0] valid	J - 0.2	J + 2.0	ns
FA10	t_d(nBEV-nCSV)	Delay time, gpmc_ben[1:0] valid to gpmc_cs[7:0] valid	J - 0.2	J + 2.0	ns
FA12	t_{d(nCSV-nADVV)}	Delay time, gpmc_cs[7:0] valid to gpmc_advn_ale valid	K - 0.2	K + 2.0	ns
FA13	t_d(nCSV-nOEV)	Delay time, gpmc_cs[7:0] valid to gpmc_oen_ren valid	L - 0.2	L + 2.0	ns
FA16	t_w(AIV)	Pulse duration, address invalid between 2 successive R/W accesses	G		ns
FA18	t_{d(nCSV-nOEIV)}	Delay time, gpmc_cs[7:0] valid to gpmc_oen_ren invalid (Burst read)	I - 0.2	I + 2.0	ns
FA20	t_w(AV)	Pulse duration, address valid : 2nd, 3rd and 4th accesses	D		ns
FA25	t_d(nCSV-nWEV)	Delay time, gpmc_cs[7:0] valid to gpmc_wen valid	E - 2	E + 2.0	ns
FA27	t_{d(nCSV-nWEIV)}	Delay time, gpmc_cs[7:0] valid to gpmc_wen invalid	F - 0.2	F + 2.0	ns
FA28	t_d(nWEV-DV)	Delay time, gpmc_ wen valid to data bus valid		2	ns
FA29	t_d(DV-nCSV)	Delay time, data bus valid to gpmc_cs[7:0] valid	J - 0.2	J + 2.0	ns
FA37	t_d(nOEV-AIV)	Delay time, gpmc_oen_ren valid to gpmc_ad[15:0] multiplexed address bus phase end		2	ns

For single read: N = RdCycleTime × (TimeParaGranularity + 1) × GPMC_FCLK
For single write: N = WrCycleTime × (TimeParaGranularity + 1) × GPMC_FCLK
For burst read: N = (RdCycleTime + (n – 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK
For burst write: N = (WrCycleTime + (n – 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK
For single read: A = (CSRdOffTime - CSOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK
For single write: A = (CSWrOffTime – CSOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK
For burst read: A = (CSRdOffTime - CSOnTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK period
For burst write: A = (CSWrOffTime - CSOnTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK period with n the page burst access number.
For reading: B = ((ADVRdOffTime – CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (ADVExtraDelay – CSExtraDelay)) × GPMC_FCLK
For writing: B = ((ADVWrOffTime – CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (ADVExtraDelay – CSExtraDelay)) × GPMC_FCLK
C = ((OEOffTime – CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (OEExtraDelay – CSExtraDelay)) × GPMC_FCLKFor single read: C = RdCycleTime × (TimeParaGranularity + 1) × GPMC_FCLK
J = (CSOnTime × (TimeParaGranularity + 1) + 0.5 × CSExtraDelay) × GPMC_FCLK
K = ((ADVOnTime – CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (ADVExtraDelay – CSExtraDelay)) × GPMC_FCLK
L = ((OEOnTime – CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (OEExtraDelay – CSExtraDelay)) × GPMC_FCLK
G = Cycle2CycleDelay × GPMC_FCLK × (TimeParaGranularity + 1)
I = ((OEOffTime + (n – 1) × PageBurstAccessTime – CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (OEExtraDelay – CSExtraDelay)) × GPMC_FCLK
D = PageBurstAccessTime × (TimeParaGranularity + 1) × GPMC_FCLK
E = ((WEOnTime – CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (WEExtraDelay – CSExtraDelay)) × GPMC_FCLK
F = ((WEOffTime – CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (WEExtraDelay – CSExtraDelay)) × GPMC_FCLK

DRA780 DRA781 DRA782 DRA783 DRA784 DRA785 DRA786 DRA787 DRA788 SPRS91v_GPMC_07.gif

Figure 5-28 GPMC / NOR Flash - Asynchronous Read - Single Word Timing^{⁽¹⁾⁽²⁾⁽³⁾}

In gpmc_csi, i = 0 to 7. In gpmc_waitj, j = 0 to 1.
FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input Data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.
GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.
The "DIR" (direction control) output signal is NOT pinned out on any of the device pads. It is an internal signal only representing a signal direction on the GPMC data bus.

DRA780 DRA781 DRA782 DRA783 DRA784 DRA785 DRA786 DRA787 DRA788 SPRS91v_GPMC_08.gif

Figure 5-29 GPMC / NOR Flash - Asynchronous Read - 32-bit Timing^{⁽¹⁾⁽²⁾⁽³⁾}

In “gpmc_csi”, i = 0 to 7. In “gpmc_waitj”, j = 0 to 1.
FA5 parameter illustrates amount of time required to internally sample input Data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input Data will be internally sampled by active functional clock edge. FA5 value should be stored inside AccessTime register bits field
GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally
The "DIR" (direction control) output signal is NOT pinned out on any of the device pads. It is an internal signal only representing a signal direction on the GPMC data bus.

DRA780 DRA781 DRA782 DRA783 DRA784 DRA785 DRA786 DRA787 DRA788 SPRS91v_GPMC_09.gif

Figure 5-30 GPMC / NOR Flash - Asynchronous Read - Page Mode 4x16-bit Timing^{⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾}

In “gpmc_csi”, i = 0 to 7. In “gpmc_waitj”, j = 0 to 1
FA21 parameter illustrates amount of time required to internally sample first input Page Data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA21 functional clock cycles, First input Page Data will be internally sampled by active functional clock edge. FA21 calculation is detailled in a separated application note (ref …) and should be stored inside AccessTime register bits field.
FA20 parameter illustrates amount of time required to internally sample successive input Page Data. It is expressed in number of GPMC functional clock cycles. After each access to input Page Data, next input Page Data will be internally sampled by active functional clock edge after FA20 functional clock cycles. FA20 is also the duration of address phases for successive input Page Data (excluding first input Page Data). FA20 value should be stored in PageBurstAccessTime register bits field.
GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally
The "DIR" (direction control) output signal is NOT pinned out on any of the device pads. It is an internal signal only representing a signal direction on the GPMC data bus.

DRA780 DRA781 DRA782 DRA783 DRA784 DRA785 DRA786 DRA787 DRA788 SPRS91v_GPMC_10.gif

Figure 5-31 GPMC / NOR Flash - Asynchronous Write - Single Word Timing^⁽¹⁾

In “gpmc_csi”, i = 0 to 7. In “gpmc_waitj”, j = 0 to 1.
The "DIR" (direction control) output signal is NOT pinned out on any of the device pads. It is an internal signal only representing a signal direction on the GPMC data bus.

DRA780 DRA781 DRA782 DRA783 DRA784 DRA785 DRA786 DRA787 DRA788 SPRS91v_GPMC_11.gif

Figure 5-32 GPMC / Multiplexed NOR Flash - Asynchronous Read - Single Word Timing^{⁽¹⁾⁽²⁾⁽³⁾}

In “gpmc_csi”, i = 0 to 7. In “gpmc_waitj”, j = 0 to 1
FA5 parameter illustrates amount of time required to internally sample input Data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input Data will be internally sampled by active functional clock edge. FA5 value should be stored inside AccessTime register bits field.
GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally
The "DIR" (direction control) output signal is NOT pinned out on any of the device pads. It is an internal signal only representing a signal direction on the GPMC data bus.

DRA780 DRA781 DRA782 DRA783 DRA784 DRA785 DRA786 DRA787 DRA788 SPRS91v_GPMC_12.gif

Figure 5-33 GPMC / Multiplexed NOR Flash - Asynchronous Write - Single Word Timing^⁽¹⁾

In “gpmc_csi”, i = 0 to 7. In “gpmc_waitj”, j = 0 to 1.
The "DIR" (direction control) output signal is NOT pinned out on any of the device pads. It is an internal signal only representing a signal direction on the GPMC data bus.