米6体育平台手机版

ZHCSKS2E april 2020 – june 2023 DRA821U , DRA821U-Q1

PRODUCTION DATA

封装选项

请参考 PDF 数据表获取器件具体的封装图。

机械数据 (封装 | 引脚)

ALM|433

散热焊盘机械数据 (封装 | 引脚)

订购信息

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

PARAMETER		MIN	MAX	UNIT
VDD_CORE	MAIN domain core supply	-0.3	1.05	V
VDD_MCU	MCUSS core supply	-0.3	1.05	V
VDD_CPU	CPU core supply	-0.3	1.05	V
VDD_MCU_WAKE1	Core supply for MCU WAKE function	-0.3	1.05	V
VDD_WAKE0	Core supply for MAIN domain WAKE function which includes all "CANUART" IO.	-0.3	1.05	V
VDDA_0P8_DLL_MMC0	MMC0 DLL analog supply	-0.3	1.05	V
VDDAR_CORE	MAIN domain RAM supply	-0.3	1.05	V
VDDAR_MCU	MCUSS RAM supply	-0.3	1.05	V
VDDAR_CPU	CPU RAM supply	-0.3	1.05	V
VDDA_0P8_SERDES0	SERDES0 analog supply low	-0.3	1.05	V
VDDA_0P8_SERDES0_C	SERDES0 clock supply	-0.3	1.05	V
VDDA_0P8_USB	USB0 0.8 V analog supply	-0.3	1.05	V
VDDA_0P8_PLL_DDR	DDR PLL analog supply	-0.3	1.05	V
VDDA_1P8_USB	USB0 1.8 V analog supply	-0.3	2.2	V
VDDA_1P8_SERDES0	SERDES0 analog supply high	-0.3	2.2	V
VDDA_3P3_USB	USB0 3.3 V analog supply	-0.3	3.8	V
VDDA_MCU_PLLGRP0	Analog supply for MCU PLL Group 0	-0.3	2.2	V
VDDA_PLLGRP0	Analog supply for MAIN PLL Group 0	-0.3	2.2	V
VDDA_PLLGRP4	Analog supply for MAIN PLL Group 4	-0.3	2.2	V
VDDA_PLLGRP6	Analog supply for MAIN PLL Group 6	-0.3	2.2	V
VDDA_PLLGRP8	Analog supply for MAIN PLL Group 8	-0.3	2.2	V
VDDA_WKUP	Oscillator supply for WKUP domain	-0.3	2.2	V
VDDA_ADC_MCU	ADC analog supply	-0.3	2.2	V
VDDA_MCU_TEMP	Analog supply for temperature sensor 0 in MCU domain	-0.3	2.2	V
VDDA_POR_WKUP	WKUP domain analog supply	-0.3	2.2	V
VDDA_TEMP0	Analog supply for temperature sensor 0	-0.3	2.2	V
VDDA_TEMP1	Analog supply for temperature sensor 1	-0.3	2.2	V
VDDS_DDR⁽¹⁰⁾	DDR inteface power supply	-0.3	1.2	V
VDDS_DDR_BIAS⁽¹⁰⁾	Bias supply for LPDDR4	-0.3	1.2	V
VDDS_DDR_C⁽¹⁰⁾	IO power for DDR Memory Clock Bit (MCB) macro	-0.3	1.2	V
VDDS_MMC0	MMC0 IO supply	-0.3	2.2	V
VDDA_OSC1	HFOSC1 supply	-0.3	2.2	V
VDDSHV0_MCU	IO supply MCUSS general IO group, and MCU and MAIN domain warm reset pins	-0.3	3.8	V
VDDSHV0	IO supply for MAIN domain general	-0.3	3.8	V
VDDSHV1_MCU	IO supply for MCUSS IO group 1	-0.3	3.8	V
VDDSHV2_MCU	IO supply for MCUSS IO group 2	-0.3	3.8	V
VDDSHV2	IO supply for MAIN domain IO group 2	-0.3	3.8	V
VDDSHV5	IO supply for MAIN domain IO group 5	-0.3	3.8	V
VPP_CORE	Supply voltage range for CORE EFUSE domain	-0.3	1.89	V
VPP_MCU	Supply voltage range for MCU EFUSE domain	-0.3	1.89	V
USB0_VBUS⁽⁹⁾	Voltage range for USB VBUS comparator input	-0.3	3.6	V
Steady State Max. Voltage at all fail-safe IO pins	I2C0_SCL, I2C0_SDA, WKUP_I2C0_SCL, WKUP_I2C0_SDA, MCU_I2C0_SCL, MCU_I2C0_SDA, EXTINTn	–0.3	3.8	V
	MCU_PORz, PORz	–0.3	3.8	V
	VMON2_IR_VCPU	-0.3	1.05	V
	VMON3_IR_VEXT1P8, VMON4_IR_VEXT1P8, VMON1_ER_VSYS⁽⁸⁾	–0.3	2.2	V
	VMON5_IR_VEXT3P3	–0.3	3.8	V
Steady State Max. Voltage at all other IO pins⁽³⁾	All other IO pins	–0.3	IO supply voltage + 0.3	V
Transient Overshoot and Undershoot specification at IO pin	20% of IO supply voltage for up to 20% of signal period (see Figure 7-1, IO Transient Voltage Ranges)		0.2 × VDD⁽⁶⁾	V
Latch-up Performance, Class II (125°C)⁽⁴⁾	I-Test	–100	100	mA
Latch-up Performance, Class II (125°C)⁽⁴⁾	Over-Voltage (OV) Test	NA	1.5 × VDD⁽⁷⁾	V
T_STG⁽⁵⁾	Storage temperature	-55	+150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Section 7.3, Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values are with respect to their associated VSS or VSSA_x, unless otherwise noted.

(3) This parameter applies to all IO pins which are not fail-safe and the requirement applies to all values of IO supply voltage. For example, if the voltage applied to a specific IO supply is 0 volts the valid input voltage range for any IO powered by that supply will be –0.3 to +0.3 volts. Special attention should be applied anytime peripheral devices are not powered from the same power sources used to power the respective IO supply. It is important the attached peripheral never sources a voltage outside the valid input voltage range, including power supply ramp-up and ramp-down sequences.

(4) For current pulse injection:
Pins stressed per JEDEC JESD78E (Class II) and passed with specified I/O pin injection current and clamp voltage of 1.5 times maximum recommended I/O voltage and negative 0.5 times maximum recommended I/O voltage.
For overvoltage performance:
Supplies stressed per JEDEC JESD78E (Class II) and passed specified voltage injection.

(5) For tape and reel the storage temperature range is [–10°C; +50°C] with a maximum relative humidity of 70%. TI recommends returning to ambient room temperature before usage.

(6) VDD is the voltage on the corresponding power-supply pin(s) for the IO.

(7) An external resistor divider is required to create the VMON input value that triggers with V_TH = 0.45 when the V_SYS level reaches the minimum allowed threshold. A series resistor R2 (VMON_ER_VSYS = V_SYS × R1 / (R1 + R2)) of at least 10kΩ is recommended to limit current.

(8) The VMON1_ER_VSYS pin provides a way to monitor the system power supply. For more information, see Section 9.3.4 System Power Supply Monitor Design Guidelines.

(9) An external resistor divider is required to limit the voltage applied to this device pin. For more information, see Section 9.3.3, USB VBUS Design Guidelines.

(10) A single 1.1V source must drive all three VDDS_DDR, VDDS_DDR_BIAS, VDDS_DDR_C supplies.

Fail-safe IO terminals are designed such they do not have dependencies on the respective IO power supply voltage. This allows external voltage sources to be connected to these IO terminals when the respective IO power supplies are turned off. The I2C0_SCL, I2C0_SDA, WKUP_I2C0_SCL, WKUP_I2C0_SDA, MCU_I2C0_SCL, MCU_I2C0_SDA, EXTINTn, MCU_PORz, PORz, VMON1_ER_VSYS, VMON2_IR_VCPU, VMON3_IR_VEXT1P8, VMON4_IR_VEXT1P8, VMON5_ER_VEXT3P3 are the only fail-safe IO terminals. All other IO terminals are not fail-safe and the voltage applied to them should be limited to the value defined by the Steady State Max. Voltage at all IO pins parameter in Section 7.1.

A. T_overshoot + T_undershoot < 20% of T_period

Figure 7-1 IO Transient Voltage Ranges