米6体育平台手机版

ZHCSN40K February 2019 – April 2024 DRA829J , DRA829J-Q1 , DRA829V , DRA829V-Q1

PRODUCTION DATA

封装选项

请参考 PDF 数据表获取器件具体的封装图。

机械数据 (封装 | 引脚)

ALF|827

散热焊盘机械数据 (封装 | 引脚)

订购信息

6.9.3.1 Reset Timing

Tables and figures provided in this section define timing requirements and switching characteristics for reset related signals.

Table 6-6 MCU_PORz Timing Requirements see Figure 6-9

NO.			MIN	TYP	UNIT
RST1	t_{h(MCUD_SUPPLIES_VALID - MCU_PORz)}	Hold time, MCU_PORz active (low) at Power-up after all MCU DOMAIN supplies valid (using external crystal)	N + 1200⁽²⁾	9500000	ns
RST2	t_{h(MCUD_SUPPLIES_VALID - MCU_PORz)}	Hold time, MCU_PORz active (low) at Power-up after all MCU DOMAIN supplies⁽¹⁾ valid and external clock stable (using external LVCMOS oscillator)	1200		ns
RST3	t_{w(MCU_PORzL)}	Pulse Width minimum, MCU_PORz low after Power-up (without removal of Power or system reference clock MCU_OSC0_XI/XO)	1200		ns

(1) For definition of the MCU DOMAIN supplies, see the Combined MCU and Main Domains Power-Up sequence.

(2) N = oscillator start-up time

DRA829J DRA829J-Q1 DRA829V DRA829V-Q1 MCU_PORz Timing Requirements

Figure 6-9 MCU_PORz Timing Requirements

Table 6-7 PORz Timing Requirements see Figure 6-10

NO.			MIN	MAX	UNIT
RST4	t_{h(MAIND_SUPPLIES_VALID - PORz)}	Hold time, PORz active (low) at Power-up after all MAIN DOMAIN supplies1 valid	1200		ns
RST5	t_w(PORzL)	Pulse Width minimum, PORz low after Power-up	1200		ns

For definition of the MAIN DOMAIN supplies, see the Combined MCU and Main Domains Power-Up sequence.

DRA829J DRA829J-Q1 DRA829V DRA829V-Q1 PORz Timing Requirements

Figure 6-10 PORz Timing Requirements

Table 6-8 MCU_PORz initiates; MCU_PORz_OUT, PORz_OUT, MCU_RESETSTATz, and RESETSTATz Switching Characteristics see Figure 6-11

NO.	PARAMETER		MODE	MIN	UNIT
RST6	t_{d(MCU_PORzL-MCU_PORz_OUTL)}	Delay time, MCU_PORz active (low) to MCU_PORz_OUT active (low)		0	ns
RST7	t_{d(MCU_PORzH-MCU_PORz_OUTH)}	Delay time, MCU_PORz inactive (high) to MCU_PORz_OUT inactive (high)		0	ns
RST8	t_{d(MCU_PORzL-PORz_OUTL)}	Delay time, MCU_PORz active (low) to PORz_OUT active (low)		0	ns
RST9	t_{d(MCU_PORzH-PORz_OUTH)}	Delay time, MCU_PORz inactive (high) to PORz_OUT inactive (high)		1500	ns
RST10	t_{d(MCU_PORzL-MCU_RESETSTATzL)}	Delay time, MCU_PORz active (low) to MCU_RESETSTATz active (low)		0	ns
RST11	t_{d(MCU_PORzH-MCU_RESETSTATzH)}	Delay time, MCU_PORz inactive (high) to MCU_RESETSTATz inactive (high)	POST bypass	12000*S⁽¹⁾	ns
RST12	t_{d(MCU_PORzL-RESETSTATzL)}	Delay time, MCU_PORz active (low) to RESETSTATz active (low)		0	ns
RST13	t_{d(MCU_PORzH-RESETSTATzH)}	Delay time, MCU_PORz inactive (high) to RESETSTATz inactive (high)		14500*S⁽¹⁾	ns
RST14	t_{w(MCU_PORz_OUTL)}	Pulse width minimum, MCU_PORz_OUT active (low)		1200	ns
RST15	t_{w(PORz_OUTL)}	Pulse Width Minimum PORz_OUT low		2550	ns
RST16	t_{w(MCU_RESETSTATzL)}	Pulse Width Minimum MCU_RESETSTATz low		3900*S⁽¹⁾	ns
RST17	t_{w(RESETSTATzL)}	Pulse Width Minimum RESETSTATz low		2650*S⁽¹⁾	ns

(1) S = MCU_OSC0_XI/XO clock period.

DRA829J DRA829J-Q1 DRA829V DRA829V-Q1 MCU_PORz initiates; MCU_PORz_OUT,
PORz_OUT, MCU_RESETSTATz, and RESETSTATz Switching Characteristics

Figure 6-11 MCU_PORz initiates; MCU_PORz_OUT, PORz_OUT, MCU_RESETSTATz, and RESETSTATz Switching Characteristics

Table 6-9 PORz Initiates; PORz_OUT and RESETSTATz Switching Characteristics see Figure 6-12

NO.	PARAMETER		MODE	MIN	UNIT
RST18	t_{d(PORzL-PORz_OUTL)}	Delay time, PORz active (low) toPORz_OUT active (low)	software control of POR_RST_ISO_DONE_Z	T⁽¹⁾
RST18	t_{d(PORzL-PORz_OUTL)}	Delay time, PORz active (low) toPORz_OUT active (low)	CTRLMMR_WKUP_POR_RST _CTRL[0].POR_RST_ISO_ DONE_Z = 0	0	ns
RST19	t_{d(PORzH-PORz_OUTH)}	Delay time, PORz active (high) toPORz_OUT active (high)		1300	ns
RST20	t_{d(PORzL-RESETSTATzL)}	Delay time, PORz active (low) to RESETSTATz active (low)		T⁽¹⁾
RST20	t_{d(PORzL-RESETSTATzL)}	Delay time, PORz active (low) to RESETSTATz active (low)	CTRLMMR_WKUP_POR_RST _CTRL[0].POR_RST_ISO_ DONE_Z = 0	0	ns
RST21	t_{d(PORzH-RESETSTATzH)}	Delay time, PORz active (high) to RESETSTATz active (high)		14500*S⁽²⁾	ns

(1) T = Reset Isolation Time (Software Dependent).

(2) S = MCU_OSC0_XI/XO clock period.

DRA829J DRA829J-Q1 DRA829V DRA829V-Q1 PORz initiates; PORz_OUT and
RESETSTATz Switching Characteristics

Figure 6-12 PORz initiates; PORz_OUT and RESETSTATz Switching Characteristics

Table 6-10 MCU_RESETz Timing Requirements see Figure 6-13

NO.			MIN	MAX	UNIT
RST22	t_{w(MCU_RESETzL)}⁽¹⁾	Pulse Width minimum, MCU_RESETz active (low)	1200		ns

(1) Timing for MCU_RESETz is valid only after all supplies are valid and MCU_PORz has been asserted for the specified time.

Table 6-11 MCU_RESETz initiates; MCU_RESETSTATz, and RESETSTATz Switching Characteristics see Figure 6-13

NO.	PARAMETER		MIN	UNIT
RST23	t_{d(MCU_RESETzL-MCU_RESETSTATzL)}	Delay time, MCU_RESETz active (low) to MCU_RESETSTATz active (low)	800	ns
RST24	t_{d(MCU_RESETzH-MCU_RESETSTATzH)}	Delay time, MCU_RESETz inactive (high) to MCU_RESETSTATz inactive (high)	3900*S⁽¹⁾	ns
RST25	t_{d(MCU_RESETzL-RESETSTATzL)}	Delay time, MCU_RESETz active (low) to RESETSTATz active (low)	800	ns
RST26	t_{d(MCU_RESETzH-RESETSTATzH)}	Delay time, MCU_RESETz inactive (high) to RESETSTATz inactive (high)	3900*S⁽¹⁾	ns

(1) S = MCU_OSC0_XI/XO clock period.

DRA829J DRA829J-Q1 DRA829V DRA829V-Q1 MCU_RESETz initiates; MCU_RESETSTATz,
and RESETSTATz Timing Requirements and Switching Characteristics

Figure 6-13 MCU_RESETz initiates; MCU_RESETSTATz, and RESETSTATz Timing Requirements and Switching Characteristics

Table 6-12 RESET_REQz Timing Requirements see Figure 6-14

NO.			MIN	MAX	UNIT
RST27	t_{w(RESET_REQzL)}⁽¹⁾	Pulse Width minimum, RESET_REQz active (low)	1200		ns

(1) Timing for RESET_REQz is valid only after all supplies are valid and MCU_PORz has been asserted for the specified time.

Table 6-13 RESET_REQz initiates; RESETSTATz Switching Characteristics see Figure 6-14

NO.	PARAMETER		MODE	MIN	UNIT
RST28	t_{d(RESET_REQzL-RESETSTATzL)}	Delay time, RESET_REQz active (low) to RESETSTATz active (low)	software control of SOC_WARMRST_ISO_DONE_Z	T⁽¹⁾
RST28	t_{d(RESET_REQzL-RESETSTATzL)}		CTRLMMR_WKUP_MAIN_WARM _RST_CTRL[0].SOC_ WARMRST_ISO_DONE_Z = 0	740	ns
RST29	t_{d(RESET_REQzH-RESETSTATzH)}	Delay time, RESET_REQz inactive (high) to RESETSTATz inactive (high)		2650*S⁽²⁾	ns

(1) T = Reset Isolation Time (Software Dependent).

(2) S = MCU_OSC0_XI/XO clock period.

DRA829J DRA829J-Q1 DRA829V DRA829V-Q1 RESET_REQz initiates; RESETSTATz
Timing Requirements and Switching Characteristics

Figure 6-14 RESET_REQz initiates; RESETSTATz Timing Requirements and Switching Characteristics

Table 6-14 EMUx Timing Requirements see Figure 6-15

NO.			MIN	MAX	UNIT
RST30	t_{su(EMUx-MCU_PORz)}	Setup time, EMU[1:0] before MCU_PORz inactive (high)	3*S⁽¹⁾		ns
RST31	t_{h(MCU_PORz - EMUx)}	Hold time, EMU[1:0] after MCU_PORz inactive (high)	10		ns

(1) S = MCU_OSC0_XI/XO clock period.

DRA829J DRA829J-Q1 DRA829V DRA829V-Q1 EMUx Timing Requirements

Figure 6-15 EMUx Timing Requirements

Table 6-15 MCU_BOOTMODE Timing Requirements see Figure 6-16

NO.			MIN	MAX	UNIT
RST32	t_{su(MCU_BOOTMODE-MCU_PORz_OUT)}	Setup time, MCU_BOOTMODE[09:00] before MCU_PORz_OUT high	3*S⁽¹⁾		ns
RST33	t_{h(MCU_PORz_OUT - MCU_BOOTMODE)}	Hold time, MCU_BOOTMODE[09:00] after MCU_ PORz_OUT high	0		ns

(1) S = MCU_OSC0_XI/XO clock period.

DRA829J DRA829J-Q1 DRA829V DRA829V-Q1 MCU_BOOTMODE
Timing Requirements

Figure 6-16 MCU_BOOTMODE Timing Requirements

Table 6-16 BOOTMODE Timing Requirements see Figure 6-17

NO.			MIN	MAX	UNIT
RST34	t_{su(BOOTMODE-PORz_OUT)}	Setup time, BOOTMODE[7:0] before PORz_OUT high	3*S⁽¹⁾		ns
RST35	t_{h(PORz_OUT - BOOTMODE)}	Hold time, BOOTMODE[7:0] after PORz_OUT high	0		ns

(1) S = MCU_OSC0_XI/XO clock period.

DRA829J DRA829J-Q1 DRA829V DRA829V-Q1 BOOTMODE Timing
Requirements

Figure 6-17 BOOTMODE Timing Requirements