ZHCSFB0D June 2016 – November 2023 DRV2510-Q1
PRODUCTION DATA
The EN pin of the DRV2510-Q1 device puts the device in a shutdown mode. When EN is de-asserted (logic low), all internal blocks of the device are off to achieve ultra low power. I2C is not operational in this mode and the output is in Hi-Z state.