ZHCSEH1A December   2015  – December 2015 DRV2625

PRODUCTION DATA.  

  1. 1 特性
  2. 2 应用范围
  3. 3 说明
  4. 4 修订历史记录
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Switching Characteristics
    8. 6.8 Typical Characteristics
  7. 7 Parameter Measurement Information
    1. 7.1 Test Setup for Graphs
      1. 7.1.1 Default Test Conditions
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  Support for ERM and LRA Actuators
      2. 8.3.2  Smart-Loop Architecture
        1. 8.3.2.1 Auto-Resonance Engine for LRA
        2. 8.3.2.2 Real-Time Resonance-Frequency Reporting for LRA
        3. 8.3.2.3 Automatic Switch to Open-Loop for LRA
        4. 8.3.2.4 Automatic Overdrive and Braking
          1. 8.3.2.4.1 Startup Boost
          2. 8.3.2.4.2 Brake Factor
        5. 8.3.2.5 Automatic Level Calibration
          1. 8.3.2.5.1 Automatic Compensation for Resistive Losses
          2. 8.3.2.5.2 Automatic Back-EMF Normalization
          3. 8.3.2.5.3 Calibration Time Adjustment
          4. 8.3.2.5.4 Loop-Gain Control
          5. 8.3.2.5.5 Back-EMF Gain Control
        6. 8.3.2.6 Actuator Diagnostics
        7. 8.3.2.7 Automatic Re-Synchronization
      3. 8.3.3  Open-Loop Operation
        1. 8.3.3.1 Waveform Shape Selection for LRA
        2. 8.3.3.2 Automatic Braking in Open Loop
      4. 8.3.4  Flexible Front-End Interface
        1. 8.3.4.1 Internal Memory Interface
          1. 8.3.4.1.1 Library Parameterization
          2. 8.3.4.1.2 Playback Interval
          3. 8.3.4.1.3 Waveform Sequencer
        2. 8.3.4.2 Real-Time Playback (RTP) Interface
        3. 8.3.4.3 Process Trigger
      5. 8.3.5  Noise Gate Control
      6. 8.3.6  Edge Rate Control
      7. 8.3.7  Constant Vibration Strength
      8. 8.3.8  Battery Voltage Reporting
      9. 8.3.9  Ultra Low-Power Shutdown
      10. 8.3.10 Automatic Go-To-Stand-by (Low Power)
      11. 8.3.11 I2C Watchdog Timer
      12. 8.3.12 Device Protection
        1. 8.3.12.1 Thermal Sensor
        2. 8.3.12.2 Over-Current Protection
        3. 8.3.12.3 VDD UVLO Protection
        4. 8.3.12.4 Brownout Protection
      13. 8.3.13 POR
      14. 8.3.14 Silicon Revision Control
      15. 8.3.15 Support for LRA and ERM Actuators
      16. 8.3.16 Multi-Purpose Pin Functionality
        1. 8.3.16.1 Trigger-Pulse Functionality
        2. 8.3.16.2 Trigger-Level (Enable) Functionality
        3. 8.3.16.3 Interrupt Functionality
      17. 8.3.17 Automatic Transition to Standby State
      18. 8.3.18 Automatic Brake into Standby
      19. 8.3.19 Battery Monitoring and Power Preservation
    4. 8.4 Device Functional Modes
      1. 8.4.1 Power States
      2. 8.4.2 Operation With VDD < 2.5 V (Minimum VDD)
      3. 8.4.3 Operation With VDD > 6 V (Absolute Maximum VDD)
      4. 8.4.4 Operation in Shutdown State
      5. 8.4.5 Operation in STANDBY State
      6. 8.4.6 Operation in ACTIVE State
      7. 8.4.7 Changing Modes of Operation
    5. 8.5 Operation During Exceptional Conditions
      1. 8.5.1 Operation With No Actuator Attached
      2. 8.5.2 Operation With a Non-Moving Actuator Attached
      3. 8.5.3 Operation With a Short at REG Pin
      4. 8.5.4 Operation With a Short at OUT+, OUT-, or Both
    6. 8.6 Programming
      1. 8.6.1 Auto-Resonance Engine Programming for the LRA
        1. 8.6.1.1 Drive-Time Programming
        2. 8.6.1.2 Current-Dissipation Time Programming
        3. 8.6.1.3 Blanking Time Programming
        4. 8.6.1.4 Zero-Crossing Detect-Time Programming
      2. 8.6.2 Automatic-Level Calibration Programming
        1. 8.6.2.1 Rated Voltage Programming
        2. 8.6.2.2 Overdrive Voltage-Clamp Programming
      3. 8.6.3 I2C Interface
        1. 8.6.3.1 TI Haptic Broadcast Mode
        2. 8.6.3.2 I2C Communication Availability
        3. 8.6.3.3 General I2C Operation
        4. 8.6.3.4 Single-Byte and Multiple-Byte Transfers
        5. 8.6.3.5 Single-Byte Write
        6. 8.6.3.6 Multiple-Byte Write and Incremental Multiple-Byte Write
        7. 8.6.3.7 Single-Byte Read
        8. 8.6.3.8 Multiple-Byte Read
      4. 8.6.4 Programming for Open-Loop Operation
        1. 8.6.4.1 Programming for ERM Open-Loop Operation
        2. 8.6.4.2 Programming for LRA Open-Loop Operation
      5. 8.6.5 Programming for Closed-Loop Operation
      6. 8.6.6 Diagnostics Routine
      7. 8.6.7 Calibration Routine
      8. 8.6.8 Waveform Playback Programming
        1. 8.6.8.1 Data Formats for Waveform Playback
        2. 8.6.8.2 Open-Loop Mode
        3. 8.6.8.3 Closed-Loop Mode
      9. 8.6.9 Waveform Setup and Playback
        1. 8.6.9.1 Waveform Playback Using RTP Mode
        2. 8.6.9.2 Waveform Sequencer
        3. 8.6.9.3 Waveform Playback Triggers
          1. 8.6.9.3.1 Playback Trigger Without Automatic Brake into Standby
            1. 8.6.9.3.1.1 Playback Trigger With Automatic Brake into Standby (SimpleDrive)
    7. 8.7 Register Map
      1. 8.7.1  Address: 0x00
      2. 8.7.2  Address: 0x01
      3. 8.7.3  Address: 0x02
      4. 8.7.4  Address: 0x03
      5. 8.7.5  Address: 0x04
      6. 8.7.6  Address: 0x05
      7. 8.7.7  Address: 0x06
      8. 8.7.8  Address: 0x07
      9. 8.7.9  Address: 0x08
      10. 8.7.10 Address: 0x09
      11. 8.7.11 Address: 0x0A
      12. 8.7.12 Address: 0x0B
      13. 8.7.13 Address: 0x0C
      14. 8.7.14 Address: 0x0D
      15. 8.7.15 Address: 0x0E
      16. 8.7.16 Address: 0x0F
      17. 8.7.17 Address: 0x10
      18. 8.7.18 Address: 0x11
      19. 8.7.19 Address: 0x12
      20. 8.7.20 Address: 0x13
      21. 8.7.21 Address: 0x14
      22. 8.7.22 Address: 0x15
      23. 8.7.23 Address: 0x16
      24. 8.7.24 Address: 0x17
      25. 8.7.25 Address: 0x18
      26. 8.7.26 Address: 0x19
      27. 8.7.27 Address: 0x1A
      28. 8.7.28 Address: 0x1B
      29. 8.7.29 Address: 0x1C
      30. 8.7.30 Address: 0x1D
      31. 8.7.31 Address: 0x1F
      32. 8.7.32 Address: 0x20
      33. 8.7.33 Address: 0x21
      34. 8.7.34 Address: 0x22
      35. 8.7.35 Address: 0x23
      36. 8.7.36 Address: 0x24
      37. 8.7.37 Address: 0x25
      38. 8.7.38 Address: 0x26
      39. 8.7.39 Address: 0x27
      40. 8.7.40 Address: 0x28
      41. 8.7.41 Address: 0x29
      42. 8.7.42 Address: 0x2A
      43. 8.7.43 Address: 0x2C
      44. 8.7.44 Address: 0x2E
      45. 8.7.45 Address: 0x2F
      46. 8.7.46 Address: 0x30
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Actuator Selection
          1. 9.2.2.1.1 Eccentric Rotating-Mass Motors (ERM)
          2. 9.2.2.1.2 Linear Resonance Actuators (LRA)
            1. 9.2.2.1.2.1 Auto-Resonance Engine for LRA
        2. 9.2.2.2 Capacitor Selection
        3. 9.2.2.3 Interface Selection
        4. 9.2.2.4 Power Supply Selection
      3. 9.2.3 Application Curves
    3. 9.3 Initialization Set Up
      1. 9.3.1 Initialization Procedure
      2. 9.3.2 Typical Usage Examples
        1. 9.3.2.1 Play a Waveform or Waveform Sequence from the ROM Waveform Memory
        2. 9.3.2.2 Play a Real-Time Playback (RTP) Waveform
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Examples
  12. 12器件和文档支持
    1. 12.1 器件支持
      1. 12.1.1 Waveform Library Effects List
    2. 12.2 商标
    3. 12.3 静电放电警告
    4. 12.4 Glossary
  13. 13机械、封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

5 Pin Configuration and Functions

YFF Package
9-Pin DSBGA
Top View
DRV2625 WCSPPackage_slos879.gif

Table 1. Pin Functions

PIN I/O DESCRIPTION
NAME NO.
VDD C2 P Supply input (2.7 V to 5.5 V). A 0.1-µF capacitor is required.
GND B3 P Supply ground
REG A2 O 1.8 V regulator output. A 0.1-µF capacitor is required
OUT- C3 O Negative haptic driver differential output
OUT+ A3 O Positive haptic driver differential output
SDA B1 I/O I2C data
SCL C1 I I2C clock
TRIG/INTZ A1 I/O

Multi-mode pin. Selectable as input trigger (pulse), input enable, or output interrupt. This pin has an internal pull-down.

If pin is not used, it should be connected to ground.
NRST B2 I Device reset pin (shutdown mode). If pin is not used, it should be connected to VDD (no internal pull-up or pull-down).
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |