Figure 7-7 shows that a single-byte data-read transfer begins with the master device transmitting a start condition followed by the I²C device address and the read-write bit. For the data-read transfer, both a write followed by a read actually occur. Initially, a write occurs to transfer the address byte of the internal memory address to be read. As a result, the read-write bit is set to 0.

After receiving the DRV2665 address and the read-write bit, the DRV2665 device responds with an acknowledge bit. The master then sends the internal memory address byte, after which the device issues an acknowledge bit. The master device transmits another start condition followed by the DRV2665 address and the read-write bit again. This time, the read-write bit is set to 1, indicating a read transfer. Next, the DRV2665 device transmits the data byte from the memory address that is read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data read transfer. See the note in the Section 7.5.3.1 section for the device address.

Figure 7-7 Single-Byte Read Transfer