ZHCSQH2 July 2024 DRV81008-Q1
ADVANCE INFORMATION
The nSLEEP pin is used to bring the device into Sleep mode operation when it is set to logic low and all input pins are also set to logic low. When nSLEEP pin is set to logic low while one of the input pins is set to logic high, the device enters Limp Home mode.
To ensure a proper mode transition, nSLEEP pin must be set for at least tI2S (transition from logic high to logic low) or tS2I (transition from logic low to logic high).
Setting the nSLEEP pin to logic low results in:
All registers in the SPI are reset to default values.
VDD and VM Undervoltage detection circuits are disabled to decrease current consumption (if both inputs are set to logic low).
No SPI communication is allowed (SDO pin remains in high impedance also when nSCS pin is set to logic low) if both input pins are set to logic low.