SLDS272 September 2024 DRV81620-Q1
ADVANCE INFORMATION
The Power-up condition is satisfied when one of the supply voltages (VM or VDD) is applied to the device and the INx or nSLEEP pins are set to logic high. If VM is above the threshold VM_OP or if VDD is above the UVLO threshold, the internal power-on signal is set.