SLDS272 September 2024 DRV81620-Q1
ADVANCE INFORMATION
Command decoding is only done, when after the falling edge of nSCS exactly a multiple (1, 2, 3, ...) of eight SCLK signals have been detected after the first 16 SCLK pulses. In case of faulty transmission, the transmission error bit (TER) is set and the command is ignored.
Data from shift register is transferred into the addressed register.