ZHCSPF5 April   2022 DRV8300-Q1

PRODUCTION DATA  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 Revision History
  5. 5 Device Comparison Table
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings AUTO
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Diagrams
    7. 7.7 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Three BLDC Gate Drivers
        1. 8.3.1.1 Gate Drive Timings
          1. 8.3.1.1.1 Propagation Delay
          2. 8.3.1.1.2 Deadtime and Cross-Conduction Prevention
        2. 8.3.1.2 Gate Driver Outputs
      2. 8.3.2 Pin Diagrams
      3. 8.3.3 Gate Driver Protective Circuits
        1. 8.3.3.1 VBSTx Undervoltage Lockout (BSTUV)
        2. 8.3.3.2 GVDD Undervoltage Lockout (GVDDUV)
    4. 8.4 Device Functional Modes
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Bootstrap Capacitor and GVDD Capacitor Selection
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
  12. 12Device and Documentation Support
    1. 12.1 接收文档更新通知
    2. 12.2 支持资源
    3. 12.3 Trademarks
    4. 12.4 Electrostatic Discharge Caution
    5. 12.5 术语表
  13. 13Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

6 Pin Configuration and Functions

GUID-8E720F46-1AA2-40E0-98B1-F67AE671CEFE-low.gif Figure 6-1 DRV8300-Q1 PW Package20-Pin TSSOP Top View
Table 6-1 Pin Functions—20-Pin DRV8300-Q1 Devices
PIN TYPE1 DESCRIPTION
NAME NO.
BSTA 20 O Bootstrap output pin. Connect capacitor between BSTA and SHA
BSTB 17 O Bootstrap output pin. Connect capacitor between BSTB and SHB
BSTC 14 O Bootstrap output pin. Connect capacitor between BSTC and SHC
GHA 19 O High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHB 16 O High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHC 13 O High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GLA 11 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLB 10 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLC 9 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
INHA 1 I High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHB 2 I High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHC 3 I High-side gate driver control input. This pin controls the output of the high-side gate driver.
INLA 4 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLB 5 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLC 6 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.
GND 8 PWR Device ground.
SHA 18 I High-side source sense input. Connect to the high-side power MOSFET source.
SHB 15 I High-side source sense input. Connect to the high-side power MOSFET source.
SHC 12 I High-side source sense input. Connect to the high-side power MOSFET source.
GVDD 7 PWR Gate driver power supply input. Connect a X5R or X7R, GVDD-rated ceramic and greater then or equal to 10-uF local capacitance between the GVDD and GND pins.
  1. PWR = power, I = input, O = output, NC = no connection
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |