ZHCSG01C February   2017  – August 2018 DRV8320 , DRV8320R , DRV8323 , DRV8323R

PRODUCTION DATA.  

  1. 1 特性
  2. 2 应用
  3. 3 说明
    1.     简化原理图
  4. 4 修订历史记录
  5. 5 Device Comparison Table
  6. 6 Pin Configuration and Functions
    1.     Pin Functions—32-Pin DRV8320 Devices
    2.     Pin Functions—40-Pin DRV8320R Devices
    3.     Pin Functions—40-Pin DRV8323 Devices
    4.     Pin Functions—48-Pin DRV8323R Devices
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 SPI Timing Requirements
    7. 7.7 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Three Phase Smart Gate Drivers
        1. 8.3.1.1 PWM Control Modes
          1. 8.3.1.1.1 6x PWM Mode (PWM_MODE = 00b or MODE Pin Tied to AGND)
          2. 8.3.1.1.2 3x PWM Mode (PWM_MODE = 01b or MODE Pin = 47 kΩ to AGND)
          3. 8.3.1.1.3 1x PWM Mode (PWM_MODE = 10b or MODE Pin = Hi-Z)
          4. 8.3.1.1.4 Independent PWM Mode (PWM_MODE = 11b or MODE Pin Tied to DVDD)
        2. 8.3.1.2 Device Interface Modes
          1. 8.3.1.2.1 Serial Peripheral Interface (SPI)
          2. 8.3.1.2.2 Hardware Interface
        3. 8.3.1.3 Gate Driver Voltage Supplies
        4. 8.3.1.4 Smart Gate Drive Architecture
          1. 8.3.1.4.1 IDRIVE: MOSFET Slew-Rate Control
          2. 8.3.1.4.2 TDRIVE: MOSFET Gate Drive Control
          3. 8.3.1.4.3 Propagation Delay
          4. 8.3.1.4.4 MOSFET VDS Monitors
          5. 8.3.1.4.5 VDRAIN Sense Pin
      2. 8.3.2 DVDD Linear Voltage Regulator
      3. 8.3.3 Pin Diagrams
      4. 8.3.4 Low-Side Current Sense Amplifiers (DRV8323 and DRV8323R Only)
        1. 8.3.4.1 Bidirectional Current Sense Operation
        2. 8.3.4.2 Unidirectional Current Sense Operation (SPI only)
        3. 8.3.4.3 Auto Offset Calibration
        4. 8.3.4.4 MOSFET VDS Sense Mode (SPI Only)
      5. 8.3.5 Step-Down Buck Regulator
        1. 8.3.5.1 Fixed Frequency PWM Control
        2. 8.3.5.2 Bootstrap Voltage (CB)
        3. 8.3.5.3 Output Voltage Setting
        4. 8.3.5.4 Enable nSHDN and VIN Undervoltage Lockout
        5. 8.3.5.5 Current Limit
        6. 8.3.5.6 Overvoltage Transient Protection
        7. 8.3.5.7 Thermal Shutdown
      6. 8.3.6 Gate Driver Protective Circuits
        1. 8.3.6.1 VM Supply Undervoltage Lockout (UVLO)
        2. 8.3.6.2 VCP Charge Pump Undervoltage Lockout (CPUV)
        3. 8.3.6.3 MOSFET VDS Overcurrent Protection (VDS_OCP)
          1. 8.3.6.3.1 VDS Latched Shutdown (OCP_MODE = 00b)
          2. 8.3.6.3.2 VDS Automatic Retry (OCP_MODE = 01b)
          3. 8.3.6.3.3 VDS Report Only (OCP_MODE = 10b)
          4. 8.3.6.3.4 VDS Disabled (OCP_MODE = 11b)
        4. 8.3.6.4 VSENSE Overcurrent Protection (SEN_OCP)
          1. 8.3.6.4.1 VSENSE Latched Shutdown (OCP_MODE = 00b)
          2. 8.3.6.4.2 VSENSE Automatic Retry (OCP_MODE = 01b)
          3. 8.3.6.4.3 VSENSE Report Only (OCP_MODE = 10b)
          4. 8.3.6.4.4 VSENSE Disabled (OCP_MODE = 11b or DIS_SEN = 1b)
        5. 8.3.6.5 Gate Driver Fault (GDF)
        6. 8.3.6.6 Thermal Warning (OTW)
        7. 8.3.6.7 Thermal Shutdown (OTSD)
    4. 8.4 Device Functional Modes
      1. 8.4.1 Gate Driver Functional Modes
        1. 8.4.1.1 Sleep Mode
        2. 8.4.1.2 Operating Mode
        3. 8.4.1.3 Fault Reset (CLR_FLT or ENABLE Reset Pulse)
      2. 8.4.2 Buck Regulator Functional Modes
        1. 8.4.2.1 Continuous Conduction Mode (CCM)
        2. 8.4.2.2 Eco-mode Control Scheme
    5. 8.5 Programming
      1. 8.5.1 SPI Communication
        1. 8.5.1.1 SPI
          1. 8.5.1.1.1 SPI Format
    6. 8.6 Register Maps
      1. Table 1. DRV832xS and DRV832xRS Register Map
      2. 8.6.1    Status Registers
        1. 8.6.1.1 Fault Status Register 1 (address = 0x00)
          1. Table 11. Fault Status Register 1 Field Descriptions
        2. 8.6.1.2 Fault Status Register 2 (address = 0x01)
          1. Table 12. Fault Status Register 2 Field Descriptions
      3. 8.6.2    Control Registers
        1. 8.6.2.1 Driver Control Register (address = 0x02)
          1. Table 14. Driver Control Field Descriptions
        2. 8.6.2.2 Gate Drive HS Register (address = 0x03)
          1. Table 15. Gate Drive HS Field Descriptions
        3. 8.6.2.3 Gate Drive LS Register (address = 0x04)
          1. Table 16. Gate Drive LS Register Field Descriptions
        4. 8.6.2.4 OCP Control Register (address = 0x05)
          1. Table 17. OCP Control Field Descriptions
        5. 8.6.2.5 CSA Control Register (DRV8323x Only) (address = 0x06)
          1. Table 18. CSA Control Field Descriptions
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Primary Application
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
          1. 9.2.1.2.1 External MOSFET Support
            1. 9.2.1.2.1.1 Example
          2. 9.2.1.2.2 IDRIVE Configuration
            1. 9.2.1.2.2.1 Example
          3. 9.2.1.2.3 VDS Overcurrent Monitor Configuration
            1. 9.2.1.2.3.1 Example
          4. 9.2.1.2.4 Sense Amplifier Bidirectional Configuration (DRV8323 and DRV8323R)
            1. 9.2.1.2.4.1 Example
          5. 9.2.1.2.5 Buck Regulator Configuration (DRV8320R and DRV8323R)
        3. 9.2.1.3 Application Curves
      2. 9.2.2 Alternative Application
        1. 9.2.2.1 Design Requirements
        2. 9.2.2.2 Detailed Design Procedure
          1. 9.2.2.2.1 Sense Amplifier Unidirectional Configuration
            1. 9.2.2.2.1.1 Example
  10. 10Power Supply Recommendations
    1. 10.1 Bulk Capacitance Sizing
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 Buck-Regulator Layout Guidelines
    2. 11.2 Layout Example
  12. 12器件和文档支持
    1. 12.1 器件支持
      1. 12.1.1 器件命名规则
    2. 12.2 文档支持
      1. 12.2.1 相关文档
    3. 12.3 相关链接
    4. 12.4 接收文档更新通知
    5. 12.5 社区资源
    6. 12.6 商标
    7. 12.7 静电放电警告
    8. 12.8 术语表
  13. 13机械、封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

6 Pin Configuration and Functions

DRV8320H RTV Package
32-Pin WQFN With Exposed Thermal Pad
Top View
DRV8320S RTV Package
32-Pin WQFN With Exposed Thermal Pad
Top View

Pin Functions—32-Pin DRV8320 Devices

PIN TYPE(1) DESCRIPTION
NAME NO.
DRV8320H DRV8320S
AGND 23 23 PWR Device analog ground. Connect to system ground.
CPH 1 1 PWR Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.
CPL 32 32 PWR Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.
DVDD 24 24 PWR 3.3-V internal regulator output. Connect a X5R or X7R, 1-µF, 6.3-V ceramic capacitor between the DVDD and AGND pins. This regulator can source up to 30 mA externally.
ENABLE 22 22 I Gate driver enable. When this pin is logic low the device goes to a low-power sleep mode. An 8 to 40-µs pulse can be used to reset fault conditions.
GHA 5 5 O High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHB 12 12 O High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHC 13 13 O High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GLA 7 7 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLB 10 10 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLC 15 15 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
IDRIVE 19 — I Gate drive output current setting. This pin is a 7 level input pin set by an external resistor.
INHA 25 25 I High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHB 27 27 I High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHC 29 29 I High-side gate driver control input. This pin controls the output of the high-side gate driver.
INLA 26 26 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLB 28 28 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLC 30 30 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.
MODE 18 — I PWM input mode setting. This pin is a 4 level input pin set by an external resistor.
NC 21 — NC No internal connection. This pin can be left floating or connected to system ground.
nFAULT 17 17 OD Fault indicator output. This pin is pulled logic low during a fault condition and requires an external pullup resistor.
nSCS — 21 I Serial chip select. A logic low on this pin enables serial interface communication.
PGND 31 31 PWR Device power ground. Connect to system ground.
SCLK — 20 I Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin.
SDI — 19 I Serial data input. Data is captured on the falling edge of the SCLK pin.
SDO — 18 OD Serial data output. Data is shifted out on the rising edge of the SCLK pin. This pin requires an external pullup resistor.
SHA 6 6 I High-side source sense input. Connect to the high-side power MOSFET source.
SHB 11 11 I High-side source sense input. Connect to the high-side power MOSFET source.
SHC 14 14 I High-side source sense input. Connect to the high-side power MOSFET source.
SLA 8 8 I Low-side source sense input. Connect to the low-side power MOSFET source.
SLB 9 9 I Low-side source sense input. Connect to the low-side power MOSFET source.
SLC 16 16 I Low-side source sense input. Connect to the low-side power MOSFET source.
VCP 2 2 PWR Charge pump output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VCP and VM pins.
VDRAIN 4 4 I High-side MOSFET drain sense input. Connect to the common point of the MOSFET drains.
VDS 20 — I VDS monitor trip point setting. This pin is a 7 level input pin set by an external resistor.
VM 3 3 PWR Gate driver power supply input. Connect to the bridge power supply. Connect a X5R or X7R, 0.1-µF, VM-rated ceramic and greater then or equal to 10-uF local capacitance between the VM and PGND pins.
Thermal Pad PWR Must be connected to ground
(1) PWR = power, I = input, O = output, NC = no connection, OD = open-drain output
DRV8320RH RHA Package
40-Pin VQFN With Exposed Thermal Pad
Top View
DRV8320RS RHA Package
40-Pin VQFN With Exposed Thermal Pad
Top View

Pin Functions—40-Pin DRV8320R Devices

PIN TYPE(1) DESCRIPTION
NAME NO.
DRV8320RH DRV8320RS
AGND 26 26 PWR Device analog ground. Connect to system ground.
BGND 34 34 PWR Buck regulator ground. Connect to system ground.
CB 35 35 PWR Buck regulator bootstrap input. Connect a X5R or X7R, 0.1-µF, 16-V, capacitor between the CB and SW pins.
CPH 3 3 PWR Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.
CPL 2 2 PWR Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.
DVDD 27 27 PWR 3.3-V internal regulator output. Connect a X5R or X7R, 1-µF, 6.3-V ceramic capacitor between the DVDD and AGND pins. This regulator can source up to 30 mA externally.
ENABLE 25 25 I Gate driver enable. When this pin is logic low the device goes to a low-power sleep mode. An 8 to 40-µs low pulse can be used to reset fault conditions.
FB 40 40 I Buck feedback input. A resistor divider from the buck post inductor output to this pin sets the buck output voltage.
GHA 7 7 O High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHB 14 14 O High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHC 15 15 O High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GLA 9 9 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLB 12 12 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLC 17 17 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GND 19 19 PWR Device ground. Connect to system ground.
IDRIVE 22 — I Gate drive output current setting. This pin is a 7 level input pin set by an external resistor.
INHA 28 28 I High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHB 30 30 I High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHC 32 32 I High-side gate driver control input. This pin controls the output of the high-side gate driver.
INLA 29 29 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLB 31 31 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLC 33 33 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.
MODE 21 — I PWM input mode setting. This pin is a 4 level input pin set by an external resistor.
NC 24 — NC No internal connection. This pin can be left floating or connected to system ground.
NC 37 37 NC No internal connection. This pin can be left floating or connected to system ground.
nFAULT 20 20 OD Fault indicator output. This pin is pulled logic low during a fault condition and requires an external pullup resistor.
nSCS — 24 I Serial chip select. A logic low on this pin enables serial interface communication.
nSHDN 39 39 I Buck shutdown input. Enable and disable input (high voltage tolerant). Internal pullup current source. Pull lower than 1.25 V to disable. Float to enable. Establish input undervoltage lockout with two resistor divider.
PGND 1 1 PWR Device power ground. Connect to system ground.
SCLK — 23 I Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin.
SDI — 22 I Serial data input. Data is captured on the falling edge of the SCLK pin.
SDO — 21 OD Serial data output. Data is shifted out on the rising edge of the SCLK pin. This pin requires an external pullup resistor.
SHA 8 8 I High-side source sense input. Connect to the high-side power MOSFET source.
SHB 13 13 I High-side source sense input. Connect to the high-side power MOSFET source.
SHC 16 16 I High-side source sense input. Connect to the high-side power MOSFET source.
SLA 10 10 I Low-side source sense input. Connect to the low-side power MOSFET source.
SLB 11 11 I Low-side source sense input. Connect to the low-side power MOSFET source.
SLC 18 18 I Low-side source sense input. Connect to the low-side power MOSFET source.
SW 36 36 O Buck switch node. Connect this pin to an inductor, diode, and the CB bootstrap capacitor.
VCP 4 4 PWR Charge pump output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VCP and VM pins.
VDRAIN 6 6 I High-side MOSFET drain sense input. Connect to the common point of the MOSFET drains.
VDS 23 — I VDS monitor trip point setting. This pin is a 7 level input pin set by an external resistor.
VIN 38 38 PWR Buck regulator power supply input. Place an X5R or X7R, VM-rated ceramic capacitor between the VIN and BGND pins.
VM 5 5 PWR Gate driver power supply input. Connect to the bridge power supply. Connect a X5R or X7R, 0.1-µF, VM-rated ceramic and greater then or equal to 10-uF local capacitance between the VM and PGND pins.
Thermal Pad PWR Must be connected to ground
(1) PWR = power, I = input, O = output, NC = no connection, OD = open-drain output
DRV8323H RTA Package
40-Pin WQFN With Exposed Thermal Pad
Top View
DRV8323S RTA Package
40-Pin WQFN With Exposed Thermal Pad
Top View

Pin Functions—40-Pin DRV8323 Devices

PIN TYPE(1) DESCRIPTION
NAME NO.
DRV8323H DRV8323S
AGND 32 32 PWR Device analog ground. Connect to system ground.
CAL 31 31 I Amplifier calibration input. Set logic high to internally short amplifier inputs and perform auto offset calibration.
CPH 2 2 PWR Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.
CPL 1 1 PWR Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.
DVDD 33 33 PWR R 3.3-V internal regulator output. Connect a X5R or X7R, 1-µF, 6.3-V ceramic capacitor between the DVDD and AGND pins. This regulator can source up to 30 mA externally.
ENABLE 30 30 I Gate driver enable. When this pin is logic low the device goes to a low-power sleep mode. An 8 to 40-µs low pulse can be used to reset fault conditions.
GAIN 29 — I Amplifier gain setting. The pin is a 4 level input pin set by an external resistor.
GHA 6 6 O High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHB 15 15 O High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHC 16 16 O High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GLA 8 8 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLB 13 13 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLC 18 18 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
IDRIVE 27 — I Gate drive output current setting. This pin is a 7 level input pin set by an external resistor.
INHA 34 34 I High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHB 36 36 I High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHC 38 38 I High-side gate driver control input. This pin controls the output of the high-side gate driver.
INLA 35 35 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLB 37 37 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.
MODE 26 — I PWM input mode setting. This pin is a 4 level input pin set by an external resistor.
nFAULT 25 25 OD Fault indicator output. This pin is pulled logic low during a fault condition and requires an external pullup resistor.
nSCS — 29 I Serial chip select. A logic low on this pin enables serial interface communication.
PGND 40 40 PWR Device power ground. Connect to system ground.
SCLK — 28 I Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin.
SDI — 27 I Serial data input. Data is captured on the falling edge of the SCLK pin.
SDO — 26 OD Serial data output. Data is shifted out on the rising edge of the SCLK pin. This pin requires an external pullup resistor.
SHA 7 7 I High-side source sense input. Connect to the high-side power MOSFET source.
SHB 14 14 I High-side source sense input. Connect to the high-side power MOSFET source.
SHC 17 17 I High-side source sense input. Connect to the high-side power MOSFET source.
SNA 10 10 I Current sense amplifier input. Connect to the low-side of the current shunt resistor.
SNB 11 11 I Current sense amplifier input. Connect to the low-side of the current shunt resistor.
SNC 20 20 I Current sense amplifier input. Connect to the low-side of the current shunt resistor.
SOA 23 23 O Current sense amplifier output.
SOB 22 22 O Current sense amplifier output.
SOC 21 21 O Current sense amplifier output.
SPA 9 9 I Low-side current shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor.
SPB 12 12 I Low-side current shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor.
SPC 19 19 I Low-side current shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor.
VCP 3 3 PWR Charge pump output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VCP and VM pins.
VDRAIN 5 5 I High-side MOSFET drain sense input. Connect to the common point of the MOSFET drains.
VDS 28 — I VDS monitor trip point setting. This pin is a 7 level input pin set by an external resistor.
VM 4 4 PWR Gate driver power supply input. Connect to the bridge power supply. Connect a X5R or X7R, 0.1-µF, VM-rated ceramic and greater then or equal to 10-uF local capacitance between the VM and PGND pins.
VREF 24 24 PWR Current sense amplifier power supply input and reference. Connect a X5R or X7R, 0.1-µF, 6.3-V ceramic capacitor between the VREF and AGND pins.
Thermal Pad PWR Must be connected to ground
(1) PWR = power, I = input, O = output, NC = no connection, OD = open-drain output
DRV8323RH RGZ Package
48-Pin VQFN With Exposed Thermal Pad
Top View
DRV8323RS RGZ Package
48-Pin VQFN With Exposed Thermal Pad
Top View

Pin Functions—48-Pin DRV8323R Devices

PIN TYPE(1) DESCRIPTION
NAME NO.
DRV8323RH DRV8323RS
AGND 35 35 PWR Device analog ground. Connect to system ground.
BGND 43 43 PWR Buck regulator ground. Connect to system ground.
CAL 34 34 I Amplifier calibration input. Set logic high to internally short amplifier inputs and perform auto offset calibration.
CB 44 44 PWR Buck regulator bootstrap input. Connect a X5R or X7R, 0.1-µF, 16-V, capacitor between the CB and SW pins.
CPH 4 4 PWR Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.
CPL 3 3 PWR Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.
DGND 27 27 PWR Device ground. Connect to system ground.
DVDD 36 36 PWR 3.3-V internal regulator output. Connect a X5R or X7R, 1-µF, 6.3-V ceramic capacitor between the DVDD and AGND pins. This regulator can source up to 30 mA externally.
ENABLE 33 33 I Gate driver enable. When this pin is logic low the device goes to a low-power sleep mode. An 8 to 40-µs low pulse can be used to reset fault conditions.
FB 1 1 I Buck feedback input. A resistor divider from the buck post inductor output to this pin sets the buck output voltage.
GAIN 32 — I Amplifier gain setting. The pin is a 4 level input pin set by an external resistor.
GHA 8 8 O High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHB 17 17 O High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHC 18 18 O High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GLA 10 10 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLB 15 15 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLC 20 20 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
IDRIVE 30 — I Gate drive output current setting. This pin is a 7 level input pin set by an external resistor.
INHA 37 37 I High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHB 39 39 I High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHC 41 41 I High-side gate driver control input. This pin controls the output of the high-side gate driver.
INLA 38 38 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLB 40 40 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLC 42 42 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.
MODE 29 — I PWM input mode setting. This pin is a 4 level input pin set by an external resistor.
NC 46 46 NC No internal connection. This pin can be left floating or connected to system ground.
nFAULT 28 28 OD Fault indicator output. This pin is pulled logic low during a fault condition and requires an external pullup resistor.
nSCS — 32 I Serial chip select. A logic low on this pin enables serial interface communication.
nSHDN 48 48 I Buck shutdown input. Enable and disable input (high voltage tolerant). Internal pullup current source. Pull lower than 1.25 V to disable. Float to enable. Establish input undervoltage lockout with two resistor divider.
PGND 2 2 PWR Device power ground. Connect to system ground.
SCLK — 31 I Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin.
SDI — 30 I Serial data input. Data is captured on the falling edge of the SCLK pin.
SDO — 29 OD Serial data output. Data is shifted out on the rising edge of the SCLK pin. This pin requires an external pullup resistor.
SHA 9 9 I High-side source sense input. Connect to the high-side power MOSFET source.
SHB 16 16 I High-side source sense input. Connect to the high-side power MOSFET source.
SHC 19 19 I High-side source sense input. Connect to the high-side power MOSFET source.
SNA 12 12 I Current sense amplifier input. Connect to the low-side of the current shunt resistor.
SNB 13 13 I Current sense amplifier input. Connect to the low-side of the current shunt resistor.
SNC 22 22 I Current sense amplifier input. Connect to the low-side of the current shunt resistor.
SOA 25 25 O Current sense amplifier output.
SOB 24 24 O Current sense amplifier output.
SOC 23 23 O Current sense amplifier output.
SPA 11 11 I Low-side current shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor.
SPB 14 14 I Low-side current shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor.
SPC 21 21 I Low-side current shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor.
SW 45 45 O Buck switch node. Connect this pin to an inductor, diode, and the CB bootstrap capacitor.
VCP 5 5 PWR Charge pump output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VCP and VM pins.
VDRAIN 7 7 I High-side MOSFET drain sense input. Connect to the common point of the MOSFET drains.
VDS 31 — I VDS monitor trip point setting. This pin is a 7 level input pin set by an external resistor.
VIN 47 47 PWR Buck regulator power supply input. Place an X5R or X7R, VM-rated ceramic capacitor between the VIN and BGND pins.
VM 6 6 PWR Gate driver power supply input. Connect to the bridge power supply. Connect a X5R or X7R, 0.1-µF, VM-rated ceramic and greater then or equal to 10-uF local capacitance between the VM and PGND pins.
VREF 26 26 PWR Current sense amplifier power supply input and reference. Connect a X5R or X7R, 0.1-µF, 6.3-V ceramic capacitor between the VREF and AGND pins.
Thermal Pad PWR Must be connected to ground
(1) PWR = power, I = input, O = output, NC = no connection, OD = open-drain output
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |