ZHCSQQ0A June 2022 – October 2022 DRV8329
PRODUCTION DATA
If at any time the power supply voltage on the PVDD pin falls below the VPVDD_UV threshold for longer than the tPVDD_UV_DG time, the device detects a PVDD undervoltage event. After detecting the undervoltage condition, the gate driver is disabled, the charge pump is disabled, the internal digital logic is disabled, and the nFAULT pin is driven low. Normal operation starts again (the gate driver becomes operable and the nFAULT pin is released) when the PVDD pin rises above VPVDD_UV.