ZHCSQQ0A June 2022 – October 2022 DRV8329
PRODUCTION DATA
Figure 8-6 shows the input structure for the logic level pins, INHx and INLx. The input can be driven with a voltage or external resistor.
Figure 8-7 shows the structure of the four level input pins, MODE and CSAGAIN, on hardware interface devices. The input can be set with an external resistor.
Figure 8-8 shows the structure of the open-drain output pin, nFAULT. The open-drain output requires an external pullup resistor to function correctly.