ZHCSUL8 December 2023 DRV8334
PRODUCTION DATA
MIN | NOM | MAX | UNIT | ||
---|---|---|---|---|---|
tSCLK | SCLK minimum period |
100 | ns | ||
tSCLKH | SCLK minimum high time | 50 | ns | ||
tSCLKL | SCLK minimum low time | 50 | ns | ||
tSU_SDI | SDI input data setup time | 15 | ns | ||
tH_SDI | SDI input data hold time | 25 | ns | ||
tD_SDO | SDO output data delay time; SCLK high to SDO valid (DC VOH x 70% for rise, x30% for fall), CL = 20pF; PVDD ≥ 4.5V; | 5 | 38 | ns | |
tD_SDO | SDO output data delay time; SCLK high to SDO valid (DC VOH x 70% for rise, x30% for fall ), CL = 20pF; 4.5V ≥ PVDD 4V | 5 | 48 | ns | |
tSU_nSCS | nSCS input setup time | 25 | ns | ||
tH_nSCS | nSCS input hold time | 25 | ns | ||
tHI_nSCS | nSCS minimum high time before active low | 450 | ns | ||
tEN_SDO | SDO enable delay time; nSCS low to SDO ready | 50 | ns | ||
tDIS_SDO | SDO disable delay time; nSCS high to SDO high impedance | 50 | ns |