ZHCSG57B March 2017 – December 2018 DRV8702D-Q1 , DRV8703D-Q1
PRODUCTION DATA.
MIN | NOM | MAX | UNIT | ||
---|---|---|---|---|---|
t(CLK) | Minimum SPI clock period | 100 | ns | ||
t(CLKH) | Clock high time | 50 | ns | ||
t(CLKL) | Clock low time | 50 | ns | ||
t(SU_SDI) | SDI input data setup time | 20 | ns | ||
t(HD_SDI) | SDI input data hold time | 30 | ns | ||
t(HD_SDO) | SDO output hold time | 40 | ns | ||
t(SU_SCS) | SCS setup time | 50 | ns | ||
t(HD_SCS) | SCS hold time | 50 | ns | ||
t(HI_SCS) | SCS minimum high time before SCS active low | 400 | ns |