ZHCSN08D
August 2020 – April 2024
DRV8714-Q1
,
DRV8718-Q1
PRODMIX
1
1
特性
2
应用
3
说明
4
Device Comparison Table
5
Pin Configuration and Functions
5.1
VQFN (RVJ) 56-Pin Package and Pin Functions
5.2
VQFN (RHA) 40-Pin Package and Pin Functions
5.3
HTQFP (PHP) 48-Pin Package and Pin Functions
6
Specifications
6.1
Absolute Maximum Ratings
6.2
ESD Ratings
6.3
Recommended Operating Conditions
6.4
Thermal Information
6.5
Electrical Characteristics
6.6
Timing Requirements
6.7
Timing Diagrams
6.8
Typical Characteristics
7
Detailed Description
7.1
Overview
7.2
Functional Block Diagram
7.3
Feature Description
7.3.1
External Components
7.3.2
Device Interface Variants
7.3.2.1
Serial Peripheral Interface (SPI)
7.3.2.2
Hardware (H/W)
7.3.3
Input PWM Control Modes
7.3.3.1
Half-Bridge Control Scheme With Input PWM Mapping
7.3.3.1.1
DRV8718-Q1 Half-Bridge Control
7.3.3.1.2
DRV8714-Q1 Half-Bridge Control
7.3.3.2
H-Bridge Control
7.3.3.2.1
DRV8714-Q1 H-Bridge Control
7.3.3.3
Split HS and LS Solenoid Control
7.3.3.3.1
DRV8714-Q1 Split HS and LS Solenoid Control
7.3.4
Smart Gate Driver
7.3.4.1
Functional Block Diagram
7.3.4.2
Slew Rate Control (IDRIVE)
7.3.4.3
Gate Drive State Machine (TDRIVE)
7.3.4.4
Propagation Delay Reduction (PDR)
7.3.4.4.1
PDR Pre-Charge/Pre-Discharge Control Loop Operation Details
7.3.4.4.1.1
PDR Pre-Charge/Pre-Discharge Setup
7.3.4.4.2
PDR Post-Charge/Post-Discharge Control Loop Operation Details
7.3.4.4.2.1
PDR Post-Charge/Post-Discharge Setup
7.3.4.4.3
Detecting Drive and Freewheel MOSFET
7.3.4.5
Automatic Duty Cycle Compensation (DCC)
7.3.4.6
Closed Loop Slew Time Control (STC)
7.3.4.6.1
STC Control Loop Setup
7.3.5
Tripler (Dual-Stage) Charge Pump
7.3.6
Wide Common-Mode Current Shunt Amplifiers
7.3.7
Pin Diagrams
7.3.7.1
Logic Level Input Pin (INx/ENx, INx/PHx, nSLEEP, nSCS, SCLK, SDI)
7.3.7.2
Logic Level Push Pull Output (SDO)
7.3.7.3
Logic Level Multi-Function Pin (DRVOFF/nFLT)
7.3.7.4
Quad-Level Input (GAIN, MODE)
7.3.7.5
Six-Level Input (IDRIVE, VDS)
7.3.8
Protection and Diagnostics
7.3.8.1
Gate Driver Disable (DRVOFF/nFLT and EN_DRV)
7.3.8.2
Low IQ Powered Off Braking (POB, BRAKE)
7.3.8.3
Fault Reset (CLR_FLT)
7.3.8.4
DVDD Logic Supply Power on Reset (DVDD_POR)
7.3.8.5
PVDD Supply Undervoltage Monitor (PVDD_UV)
7.3.8.6
PVDD Supply Overvoltage Monitor (PVDD_OV)
7.3.8.7
VCP Charge Pump Undervoltage Lockout (VCP_UV)
7.3.8.8
MOSFET VDS Overcurrent Protection (VDS_OCP)
7.3.8.9
Gate Driver Fault (VGS_GDF)
7.3.8.10
Thermal Warning (OTW)
7.3.8.11
Thermal Shutdown (OTSD)
7.3.8.12
Offline Short Circuit and Open Load Detection (OOL and OSC)
7.3.8.13
Watchdog Timer
7.3.8.14
Fault Detection and Response Summary Table
7.4
Device Functional Modes
7.4.1
Inactive or Sleep State
7.4.2
Standby State
7.4.3
Operating State
7.5
Programming
7.5.1
SPI Interface
7.5.2
SPI Format
7.5.3
SPI Interface for Multiple Slaves
7.5.3.1
SPI Interface for Multiple Slaves in Daisy Chain
8
Register Maps
8.1
DRV8718-Q1 Register Map
8.2
DRV8714-Q1 Register Map
8.3
DRV8718-Q1 Register Descriptions
8.3.1
DRV8718-Q1_STATUS Registers
8.3.2
DRV8718-Q1_CONTROL Registers
8.3.3
DRV8718-Q1_CONTROL_ADV Registers
8.3.4
DRV8718-Q1_STATUS_ADV Registers
8.4
DRV8714-Q1 Register Descriptions
8.4.1
DRV8714-Q1_STATUS Registers
8.4.2
DRV8714-Q1_CONTROL Registers
8.4.3
DRV8714-Q1_CONTROL_ADV Registers
8.4.4
DRV8714-Q1_STATUS_ADV Registers
9
Application Implementation
9.1
Application Information
9.2
Typical Application
9.2.1
Design Requirements
9.2.2
Detailed Design Procedure
9.2.2.1
Gate Driver Configuration
9.2.2.1.1
VCP Load Calculation Example
9.2.2.1.2
IDRIVE Calculation Example
9.2.2.1.3
tDRIVE Calculation Example
9.2.2.1.4
Maximum PWM Switching Frequency
9.2.2.2
Current Shunt Amplifier Configuration
9.2.2.3
Power Dissipation
9.2.3
Application Curves
9.3
Initialization
9.4
Power Supply Recommendations
9.4.1
Bulk Capacitance Sizing
9.5
Layout
9.5.1
Layout Guidelines
9.5.2
Layout Example
10
Device Documentation and Support
10.1
Documentation Support
10.1.1
Related Documents
10.2
接收文档更新通知
10.3
支持资源
10.4
Trademarks
10.5
静电放电警告
10.6
术语表
11
Revision History
12
Mechanical, Packaging, and Orderable Information
12.1
Package Option Addendum
封装选项
机械数据 (封装 | 引脚)
PHP|48
MPQF051B
RVJ|56
MPQF275D
RHA|40
MPQF135D
散热焊盘机械数据 (封装 | 引脚)
PHP|48
PPTD259B
RVJ|56
QFND385A
RHA|40
QFND690
订购信息
zhcsn08d_oa
zhcsn08d_pm
1
特性
符合面向汽车应用的 AEC-Q100 标准:
温度等级 1:–40°C 至 +125°C,T
A
多通道半桥栅极驱动器
4 个和 8 个半桥驱动器型号(引脚对引脚)
4.9V 至 37V(最大绝对值为 40V)工作电压范围
具有输出映射的 4 个 PWM 输入
三倍电荷泵可实现 100% PWM
半桥、H 桥和 SPI 控制模式
智能多级栅极驱动架构
可调转换率控制
自适应传播延迟控制
50µA 至 62mA 峰值拉电流输出
50µA 至 62mA 峰值灌电流输出
集成死区时间握手
2 个具有宽共模电压范围的电流分流放大器
支持内联、高侧或低侧
可调增益设置(10、20、40、80V/V)
提供多个接口选项
SPI:详细配置和诊断
H/W:简化的控制和更少的 MCU 引脚
具有可湿性侧面的紧凑型 VQFN 封装
集成保护特性
专用驱动器禁用引脚 (DRVOFF)
低 I
Q
,睡眠模式电机制动 (BRAKE)
电源和稳压器电压监测器
MOSFET V
DS
过流监视器
MOSFET V
GS
栅极故障监测器
用于反极性 MOSFET 的电荷泵
离线开路负载和短路诊断
器件热警告和热关断
窗口看门狗计时器
故障条件中断引脚 (nFAULT)
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP
|
米乐app下载官网(中国)|ios|Android/通用版APP最新版
|
米乐|米乐·M6(中国大陆)官方网站
|
千亿体育登陆地址
|
华体会体育(中国)HTH·官方网站
|
千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载
|
18新利网v1.2.5|中国官方网站
|
bob电竞真人(中国官网)安卓/ios苹果/电脑版【1.97.95版下载】
|
千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装
|