ZHCSIO5B October 2017 – January 2021 DRV8873-Q1
PRODUCTION DATA
When the nSLEEP pin is high, the DISABLE pin is low, and VM > V(UVLO), the device enters the active mode. The t(WAKE) time must elapse before the device is ready for inputs. In this mode, the charge pump and low-side gate regulator are enabled.