ZHCSK36 August 2019 DS160PR410
ADVANCE INFORMATION for pre-production products; subject to change without notice.
MIN | NOM | MAX | UNIT | |||
---|---|---|---|---|---|---|
VDD | Supply voltage, VDD to GND | DC plus AC power should not exceed these limits | 3.0 | 3.3 | 3.6 | V |
NVDD | Supply noise tolerance | Supply noise, DC to <50 Hz, sinusoidal1 | 250 | mVpp | ||
Supply noise, 50 Hz to 10 MHz, sinusoidal1 | 20 | mVpp | ||||
Supply noise, >10 MHz, sinusoidal1 | 10 | mVpp | ||||
TRampVDD | VDD supply ramp time | From 0 V to 3.0 V | 0.150 | 100 | ms | |
TJ | Operating junction temperature | –40 | 125 | C | ||
TA | Operating ambient temperature | –40 | 85 | C | ||
PWLVCMOS | Minimum pulse width required for the device to detect a valid signal on LVCMOS inputs | PWDN1/2, READ_EN_N | 100 | uS | ||
VDDSMBUS | SMBus SDA and SCL Open Drain Termination Voltage | Supply voltage for open drain pull-up resistor | 3.6 | V | ||
FSMBus | SMBus clock (SCL) frequency in SMBus slave mode | 10 | 400 | kHz | ||
VIDLAUNCH | Source differential launch amplitude | 800 | 1200 | mVpp | ||
DR | Data rate | 1 | 25 | Gbps |