ZHCSMH6 February   2021 DS160PR421

PRODUCTION DATA  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 DC Electrical Characteristics
    6. 6.6 High Speed Electrical Characteristics
    7. 6.7 SMBUS/I2C Timing Charateristics
    8. 6.8 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Linear Equalization
      2. 7.3.2 Flat Gain
      3. 7.3.3 Receiver Detect State Machine
    4. 7.4 Device Functional Modes
      1. 7.4.1 Active PCIe Mode
      2. 7.4.2 Active Buffer Mode
      3. 7.4.3 Standby Mode
    5. 7.5 Programming
      1. 7.5.1 Control and Configuration Interface
        1. 7.5.1.1 Pin Mode
          1. 7.5.1.1.1 Four-Level Control Inputs
        2. 7.5.1.2 SMBUS/I2C Register Control Interface
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Applications
      1. 8.2.1 PCIe x8 Lane Switching
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
        3. 8.2.1.3 Pin-to-pin Passive versus Redriver Option
        4. 8.2.1.4 Application Curves
      2. 8.2.2 DisplayPort Application
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
  11. 11Layout Example
  12. 12Device and Documentation Support
    1. 12.1 接收文档更新通知
    2. 12.2 支持资源
    3. 12.3 Trademarks
    4. 12.4 静电放电警告
    5. 12.5 术语表
  13. 13Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

5 Pin Configuration and Functions

GUID-20201105-CA0I-X031-Z9TG-6G8QHDTRGSFG-low.gif Figure 5-1 RUA Package42-Pin WQFNTop View
Table 5-1 Pin Functions
PIN I/O DESCRIPTION
NAME NO.
MODE 41 I, 4-level Sets device control configuration modes. 4-level IO pin as defined in Table 7-3. The pin can be exercised at device power up or in normal operation mode.
L0: Pin Mode – device control configuration is done solely by strap pins.
L1 or L2: SMBus/I2C Slave Mode – device control configuration is done by an external controller with SMBus/I2C master. This pin along with ADDR pin sets devices slave address.
L3 (Float): RESERVED – TI internal test mode.
EQ0 /ADDR 40 I, 4-level In Pin Mode:
The EQ0 and EQ1 pins sets receiver linear equalization CTLE (AC gain) for all channels according to Table 7-1. These pins are sampled at device power-up only.
In SMBus/I2C Mode:
The ADDR pin in conjunction with MODE pin sets SMBus / I2C slave address according to Table 7-4. The pin is sampled at device power-up only.
EQ1 20 I, 4-level
GAIN /SDA 1 I, 4-level / IO In Pin Mode:
DC gain (broadbad gain including high frequency) from the input to the output of the device for all channels. Note the device also provides AC (high frequency) gain in the form of equalization controlled by EQ pins or SMBus/I2C registers.
In SMBus/I2C Mode:
3.3 V SMBus/I2C data. External pullup resistor such as 4.7 kΩ required for operation.
GND EP, 6, 9, 16, 21, 30, 39 P Ground reference for the device.
EP: the Exposed Pad at the bottom of the QFN package. It is used as the GND return for the device. The EP should be connected to ground plane(s) through low resistance path. A via array provides a low impedance path to GND. The EP also improves thermal dissipation.
RSVD 19 O TI internal test pin. Keep no connect.
PD 18 I, 3.3-V LVCMOS 2-level logic controlling the operating state of the redriver. Active in both Pin Mode and SMBus/I2C Mode. The pin is used part of PCIe RX_DET state machine as outlined in Table 7-2.
High: Power down for all channels
Low: Power up, normal operation for all channels
RX_DET /SCL 42 I, 4-level / IO In Pin Mode:
Sets receiver detect state machine options according to Table 7-2. The pin is sampled at device power-up only.
In SMBus/I2C Mode:
3.3 V SMBus/I2C clock. External pullup resistor such as 4.7 kΩ required for operation.
RXA0N 37 I Inverting differential RX input – Port A, Channel 0.
RXA0P 38 I Noninverting differential RX input – Port A, Channel 0.
RXA1N 33 I Inverting differential RX input – Port A, Channel 1.
RXA1P 34 I Noninverting differential RX input – Port A, Channel 1.
RXA2N 28 I Inverting differential RX input – Port A, Channel 2.
RXA2P 29 I Noninverting differential RX input – Port A, Channel 2.
RXA3N 24 I Inverting differential RX input – Port A, Channel 3.
RXA3P 25 I Noninverting differential RX input – Port A, Channel 3.
RXB0N 35 I Inverting differential RX input – Port B, Channel 0.
RXB0P 36 I Noninverting differential RX input – Port B, Channel 0.
RXB1N 31 I Inverting differential RX input – Port B, Channel 1.
RXB1P 32 I Noninverting differential RX input – Port B, Channel 1.
RXB2N 26 I Inverting differential RX input – Port B, Channel 2.
RXB2P 27 I Noninverting differential RX input – Port B, Channel 2.
RXB3N 22 I Inverting differential RX input – Port B, Channel 3.
RXB3P 23 I Noninverting differential RX input – Port B, Channel 3.
SEL 17 I, 3.3 V LVCMOS Selects the mux path. Active in both Pin Mode and SMBus/I2C Mode. Note the SEL pin must be exercised in system implementations for mux selection between Port A vs Port B. The pin is used part of PCIe RX_DET state machine as outlined in Table 7-2.
L: Port A selected.
H: Port B selected.
TX0N 4 O Inverting differential TX output, Channel 0.
TX0P 3 O Noninverting differential TX output, Channel 0.
TX1N 8 O Inverting differential TX output, Channel 1.
TX1P 7 O Noninverting differential TX output, Channel 1.
TX2N 11 O Inverting differential TX output, Channel 2.
TX2P 10 O Noninverting differential TX output, Channel 2.
TX3N 15 O Inverting differential TX output, Channel 3.
TX3P 14 O Noninverting differential TX output, Channel 3.
VCC 5, 13 P Power supply, VCC = 3.3 V ± 10%. The VCC pins on this device should be connected through a low-resistance path to the board VCC plane.
VREG1 2 P Internal regulator output. Must add decoupling capacitor of 0.22 µF near the pin. Do not route the pin beyond the decoupling capacitor. Do not connect to VREG2. Do not use as a power supply for any other component on the board.
VREG2 12 P Internal regulator output. Must add decoupling caps of 0.22 µF near the pin. Do not route the pin beyond the decoupling capacitor. Do not connect to VREG1. Do not use as a power supply for any other component on the board.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |