ZHCSN27 december 2020 DS160PR810
PRODUCTION DATA
The DS160PR810 deploys an RX detect state machine that governs the RX detection cycle as defined in the PCI express specifications. At power up, after a manually triggered event through PD0 and/or PD1 pins (in pin mode), or writing to the relevant I2C/SMBus register, the redriver determines whether or not a valid PCI express termination is present at the far end of the link. The RX_DET pin of DS160PR810 provides additional flexibility for system designers to appropriately set the device in desired mode according to Table 7-2. PD0 and PD1 pins impact channel groups 0-3 and 4-7 respectively. If all eight channels of DS160PR810 is used for a same PCI express link, the PD1 and PD0 pins can be shorted and driven together. For most applications the RX_DET pin can be left floating for default settings.
PD0 | PD1 | RX_DET | Channels 0-3 RX Common-mode Impedance |
Channels 4-7 RX Common-mode Impedance |
COMMENTS |
---|---|---|---|---|---|
L | L | L0 | Always 50Ω | Always 50Ω | PCI Express RX detection state machine is disabled. Recommended for non PCIe interface use case where the DS160PR810 is used as buffer with equalization. |
L | L | L3 (Float) | Pre Detect: Hi-Z Post Detect: 50 Ω. |
Pre Detect: Hi-Z Post Detect: 50 Ω. |
TX polls every ~150us until valid termination is detected. RX CM impedance held at Hi-Z until detection Reset by asserting PD0/1 high for 200µs then low. |
H | L | X | Hi-Z | Pre Detect: Hi-Z Post Detect: 50 Ω. |
Reset Channels 0-3 signal path and set their RX impedance to Hi-Z |
L | H | X | Pre Detect: Hi-Z Post Detect: 50 Ω. |
Hi-Z | Reset Channels 4-7 signal path and set their RX impedance to Hi-Z. |
H | H | X | Hi-Z | Hi-Z |