ZHCSTI6 October   2023 DS320PR410

PRODUCTION DATA  

  1.   1
  2. 1 特性
  3. 2 应用
  4. 3 说明
  5. 4 Revision History
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 DC Electrical Characteristics
    6. 6.6 High Speed Electrical Characteristics
    7. 6.7 SMBUS/I2C Timing Charateristics
    8. 6.8 Typical Characteristics
    9. 6.9 Typical Jitter Characteristics
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Linear Equalization
      2. 7.3.2 Flat-Gain
      3. 7.3.3 Receiver Detect State Machine
    4. 7.4 Device Functional Modes
      1. 7.4.1 Active PCIe Mode
      2. 7.4.2 Active Buffer Mode
      3. 7.4.3 Standby Mode
    5. 7.5 Programming
      1. 7.5.1 Pin mode
        1. 7.5.1.1 Five-Level Control Inputs
      2. 7.5.2 SMBUS/I2C Register Control Interface
        1. 7.5.2.1 Shared Registers
        2. 7.5.2.2 Channel Registers
      3. 7.5.3 SMBus/I 2 C Primary Mode Configuration (EEPROM Self Load)
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Applications
      1. 8.2.1 PCIe Reach Extension – x16 Lane Configuration
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
        3. 8.2.1.3 Application Curves
    3. 8.3 Power Supply Recommendations
    4. 8.4 Layout
      1. 8.4.1 Layout Guidelines
      2. 8.4.2 Layout Example
  10. 9 Device and Documentation Support
    1. 9.1 接收文档更新通知
    2. 9.2 支持资源
    3. 9.3 Trademarks
    4. 9.4 静电放电警告
    5. 9.5 术语表
  11. 10Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

6.5 DC Electrical Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Power
PACT Device active power 4 channels active, EQ = 0-2 0.57 0.71 W
4 channels active, EQ = 5-19 0.69 0.87 W
PRXDET Device power consumption while waiting for far end receiver terminations All channels enabled but no far end receiver detected 89 mW
PSTBY Device power consumption in standby power mode All channels disabled (PD = H) 17 25 mW
Control IO
VIH High level input voltage SDA, SCL, PD, READ_EN_N pins 2.1 V
VIL Low level input voltage SDA, SCL, PD, READ_EN_N pins 1.08 V
VOH High level output voltage Rpull-up = 4.7 kΩ (SDA, SCL, DONEn pins) 2.1 V
VOL Low level output voltage IOL = –4 mA (SDA, SCL, DONEn pins) 0.4 V
IIH Input high leakage current VInput = VCC, (SCL, SDA, PD, READ_EN_N pins) 10 µA
IIL Input low leakage current VInput = 0 V, (SCL, SDA, PD, READ_EN_N pins) -10 µA
IIH,FS Input high leakage current for fail safe input pins VInput = 3.6 V, VCC = 0 V, (SCL, SDA, , PD, READ_EN_N pins) 200 µA
CIN-CTRL Input capacitance SDA, SCL, PD, READ_EN_N pins 1.6 pF
5 Level IOs (MODE, GAIN, EQ0, EQ1, RX_DET pins)
IIH_5L Input high leakage current, 5-level IOs VIN = 2.5 V 10 µA
IIL_5L Input low leakage current for all 5-level IOs except MODE. VIN = GND -10 µA
IIL_5L,MODE Input low leakage current for MODE pin VIN = GND -200 µA
Receiver
VRX-DC-CM RX DC common vode voltage Device is in active or standby state 1.4 V
ZRX-DC Rx DC single-ended impedance 50 Ω
ZRX-HIGH-IMP-DC-POS DC input CM input impedance during Reset or power-down Inputs are at VRX-DC-CM voltage  15 kΩ
Transmitter
ZTX-DIFF-DC DC differential Tx impedance Impedance of Tx during active signaling, VID,diff = 1 Vpp 100 Ω
VTX-DC-CM Tx DC common mode voltage 1.0 V
ITX-SHORT Tx short circuit current Total current the Tx can supply when shorted to GND 70 mA
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |