ZHCSO34F April 2011 – August 2021 DS80PCI402
PRODUCTION DATA
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
SERIAL BUS INTERFACE DC SPECIFICATIONS | ||||||
VIL | Data, clock input low voltage | 0.8 | V | |||
VIH | Data, clock input high voltage | 2.1 | 3.6 | V | ||
IPULLUP | Current through pullup resistor or current source | High Power Specification | 4 | mA | ||
VDD | Nominal bus voltage | 2.375 | 3.6 | V | ||
ILEAK-Bus | Input leakage per bus segment | (1) | -200 | +200 | µA | |
ILEAK-Pin | Input leakage per device pin | -15 | µA | |||
CI | Capacitance for SDA and SCL | (1) (2) | 10 | pF | ||
RTERM | External termination resistance pull to VDD = 2.5 V ± 5% OR 3.3 V ± 10% | Pullup VDD = 3.3 V, (1)(2)(3) |
2000 | Ω | ||
Pullup VDD = 2.5
V, (1)(2)(3) |
1000 | Ω | ||||
SERIAL BUS INTERFACE TIMING SPECIFICATIONS | ||||||
FSMB | Bus operating frequency | ENSMB = VDD (Reader mode) | 400 | kHz | ||
ENSMB = FLOAT (Controller mode) | 280 | 400 | 520 | kHz | ||
TBUF | Bus free time between stop and start condition | 1.3 | µs | |||
THD:STA | Hold time after (repeated) start condition. After this period, the first clock is generated. | At IPULLUP, Max | 0.6 | µs | ||
TSU:STA | Repeated start condition setup time | 0.6 | µs | |||
TSU:STO | Stop condition setup time | 0.6 | µs | |||
THD:DAT | Data hold time | 0 | ns | |||
TSU:DAT | Data setup time | 100 | ns | |||
TLOW | Clock low period | 1.3 | µs | |||
THIGH | Clock high period | (4) | 0.6 | 50 | µs | |
tF | Clock/data fall time | (4) | 300 | ns | ||
tR | Clock/data rise time | (4) | 300 | ns | ||
tPOR | Time in which a device must be operational after power-on reset | (4) (5) | 500 | ms |