ZHCSI69B june 2018 – september 2020 DS90C189-Q1
PRODUCTION DATA
NAME | NO. | I/O | DESCRIPTION |
---|---|---|---|
1.8-V LVCMOS VIDEO INPUTS | |||
IN_[27:21], IN_[17:14], IN_[13:9], IN_[8:1] IN_[0] | 25-19, 10-7, 5-1, 62-55, 53 | I | Data Inputs Typically consists of 8 Red, 8 Green, 8 Blue and a general purpose or L/R control bit. Includes pull down. |
HS, VS , DE | 12, 13, 18 | I | Video Control Signal Inputs - HS = Horizontal Sync, VS = Vertical SYNC, and DE = Data Enable |
IN_CLK | 6 | I | Pixel Input Clock Includes pull down. |
1.8-V LVCMOS CONTROL INPUTS | |||
MODE0 | 27 | I | Mode Control Input (MODE0) - 0= Single In / Single Out 1= Single In / Dual Out Includes pull down. |
RFB | 26 | I | Rising / Falling Clock Edge Select Input - 0 = Falling Edge 1 = Rising Edge Includes pull down. |
PDB | 52 | I | Power Down (Sleep) Control Input - 0 = Sleep (Power Down mode) 1 = Device Active (enabled) Includes pull down. |
VODSEL | 54 | I | VOD Level Select Input - 0 = Low swing 1 = Normal swing Includes pull down. |
N/C | 14, 15, 17, 29, 51, 63 | I | No Connect Pin – Leave Open |
RSVD | 11 | I | Reserved – Tie to Ground. |
LVDS OUTPUTS | |||
OA_C+ OA_C- | 43 44 | O | Channel A LVDS Output Clock – Expects 100 Ω termination. |
OA_[0]+, OA_[0]- | 50 49 | O | Channel A LVDS Output Data – Expects 100 Ω termination. |
OA_[1]+, OA_[1]- | 48 47 | O | Channel A LVDS Output Data – Expects 100 Ω termination. |
OA_[2]+, OA_[2]- | 46 45 | O | Channel A LVDS Output Data – Expects 100 Ω termination. |
OA_[3]+, OA_[3]- | 41 42 | O | Channel A LVDS Output Data – Expects 100 Ω termination. |
OB_C+, OB_C- | 33 34 | O | Channel B LVDS Output Clock – Expects 100 Ω termination. |
OB_[0]+, OB_[0]- | 39 40 | O | Channel B LVDS Output Data – Expects 100 Ω termination. |
OB_[1]+, OB_[1]- | 37 38 | O | Channel B LVDS Output Data – Expects 100 Ω termination. |
OB_[2]+, OB_[2]- | 35 36 | O | Channel B LVDS Output Data – Expects 100 Ω termination. |
OB_[3]+, OB_[3]- | 30 32 | O | Channel B LVDS Output Data – Expects 100 Ω termination. |
POWER AND GROUND | |||
VDDTX | 31 | P | Power supply for LVDS Drivers, 1.8 V. |
VDD | 28, 64 | P | Power supply pin for core, 1.8 V. |
VDDP | 16 | P | Power supply pin for PLL, 1.8 V. |
DAP | DAP | G | Connect DAP to Ground plane. |