ZHCSEW6G may 2013 – november 2020 DS90UB913A-Q1
PRODUCTION DATA
PARAMETER | TEST CONDITIONS | PIN / FREQ | MIN | NOM | MAX | UNIT | |
---|---|---|---|---|---|---|---|
tTCP | Transmit Clock Period | 10-bit mode 50 MHz – 100 MHz | 10 | T | 20 | ns | |
12-bit high frequency mode 37.5 MHz - 75MHz | 13.33 | T | 26.67 | ns | |||
12-bit low frequency mode 25 MHz - 50MHz | 20 | T | 40 | ns | |||
tTCIH | Transmit Clock Input High Time | 0.4T | 0.5T | 0.6T | |||
tTCIL | Transmit Clock Input Low Time | 0.4T | 0.5T | 0.6T | |||
tCLKT | PCLK Input Transition Time (Figure 6-7) | 10-bit mode 50 MHz – 100 MHz | 0.05T | 0.25T | 0.3T | ||
12-bit high frequency mode 37.5 MHz - 75MHz | 0.05T | 0.25T | 0.3T | ||||
12-bit low frequency mode 25 MHz - 50MHz | 0.05T | 0.25T | 0.3T | ||||
tJIT0 | PCLK Input Jitter (PCLK from imager mode)(3) | LPF = ƒ/20, CDR PLL Loop BW = ƒ/15, BER = 1E-10 | ƒPCLK = 25 – 100 MHz(8) | 0.3 | UI | ||
tJIT1 | PCLK Input Jitter (External Oscillator mode)(3) | LPF = ƒ/20, CDR PLL Loop BW = ƒ/15, BER = 1E-10 | ƒPCLK = 25 – 100 MHz(8) | 1T | |||
tJIT2 | External Oscillator Jitter(3) | LPF = ƒ/20, CDR PLL Loop BW = ƒ/15, BER = 1E-10 | ƒOSC = 25 – 50 MHz(9) | 0.3 | UI | ||
ΔOSC | External Oscillator Frequency Stability | ƒOSC = 25 – 50 MHz(9) | ±50 | ppm |