ZHCSGT3C August 2017 – January 2023 DS90UB954-Q1
PRODUCTION DATA
RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.
| BIT | FIELD | TYPE | DEFAULT | DESCRIPTION |
|---|---|---|---|---|
| 7:5 | Reserved | R | 0x0 | Reserved |
| 4 | IE_FC_GPIO | R | 0x0 | FC GPIO Interrupt Status A change in forward channel GPIO signal has been detected. Forward Channel GPIO status is reported in the FC_GPIO_STS register. This interrupt condition will be cleared by reading the FC_GPIO_STS register. |
| 3 | IE_FC_SENS_STS | R | 0x0 | Interrupt on change in Sensor Status A change in Sensor Status has been detected. Camera Status is reported in the SENSOR_STS_X registers. This interrupt condition will be cleared by reading the SEN_INT_RISE_STS and SEN_INT_FALL_STS registers. |
| 2 | IS_FPD3_ENC_ERR | R | 0x0 | FPD-Link III Receiver Encode Error Interrupt Status An encoding error on the FPD-Link III interface for the receive port has been detected. Status is reported in the FPD3_ENC_ERROR bit in the RX_PORT_STS2 register. This interrupt condition is cleared by reading the RX_PORT_STS2 register. |
| 1 | IS_BCC_SEQ_ERR | R | 0x0 | BCC CRC Sequence Error Interrupt Status A Sequence Error has been detected for the Bi-directional Control Channel forward channel receiver. Status is reported in the BCC_SEQ_ERROR bit in the RX_PORT_STS1 register. This interrupt condition is cleared by reading the RX_PORT_STS1 register. |
| 0 | IS_BCC_CRC_ERR | R | 0x0 | BCC CRC error detect Interrupt Status A CRC error has been detected on a Bi-directional Control Channel frame received over the FPD-Link III forward channel. Status is reported in the BCC_CRC_ERROR bit in the RX_PORT_STS1 register. This interrupt condition is cleared by reading the RX_PORT_STS1 register. |