ZHCSGT3C August 2017 – January 2023 DS90UB954-Q1
PRODUCTION DATA
| BIT | FIELD | TYPE | DEFAULT | DESCRIPTION |
|---|---|---|---|---|
| 7:4 | FS_MODE | R/W | 0x0 | FrameSync Mode 0000: Internal Generated FrameSync, use back channel frame clock from port 0 0001: Internal Generated FrameSync, use back channel frame clock from port 1 0010: Reserved. 0011: Reserved 01xx: Internal Generated FrameSync, use 25MHz clock 1000: External FrameSync from GPIO0 1001: External FrameSync from GPIO1 1010: External FrameSync from GPIO2 1011: External FrameSync from GPIO3 1100: External FrameSync from GPIO4 1101: External FrameSync from GPIO5 1110: External FrameSync from GPIO6 1111: Reserved |
| 3 | FS_SINGLE | (R/W)/SC | 0x0 | Generate Single FrameSync pulse When this bit is set, a single FrameSync pulse will be generated. The system should wait for the full duration of the desired pulse before generating another pulse. When using this feature, the FS_GEN_ENABLE bit should remain set to 0. This bit is self-clearing and will always return 0. |
| 2 | FS_INIT_STATE | R/W | 0x0 | Initial State. This register controls the initial state of the FrameSync signal. 0: FrameSync initial state is 0 1: FrameSync initial state is 1 |
| 1 | FS_GEN_MODE | R/W | 0x0 | FrameSync Generation Mode This control selects between Hi/Lo and 50/50 modes. In Hi/Lo mode, the FrameSync generator uses the FS_HIGH_TIME [15:0] and FS_LOW_TIME [15:0] register values to separately control the High and Low periods for the generated FrameSync signal. In 50/50 mode, the FrameSync generator uses the values in the FS_HIGH_TIME_0, FS_LOW_TIME_1 and FS_LOW_TIME_0 registers as a 24-bit value for both the High and Low periods of the generated FrameSync signal. 0: Hi/Lo 1: 50/50 |
| 0 | FS_GEN_ENABLE | R/W | 0x0 | FrameSync Generation Enable 0: Disabled 1: Enabled |