ZHCSAP4M October 2010 – August 2017 DS90UH926Q-Q1
PRODUCTION DATA.
- 1 特性
- 2 应用范围
- 3 说明
- 4 修订历史记录
- 5 Pin Configuration and Functions
-
6 Specifications
- 6.1 Absolute Maximum Ratings
- 6.2 ESD Ratings
- 6.3 Recommended Operating Conditions
- 6.4 Thermal Information
- 6.5 DC Electrical Characteristics
- 6.6 AC Electrical Characteristics
- 6.7 DC and AC Serial Control Bus Characteristics
- 6.8 Recommended Timing Requirements for the Serial Control Bus
- 6.9 Switching Characteristics
- 6.10 Timing Diagrams
- 6.11 Typical Characteristics
-
7 Detailed Description
- 7.1 Overview
- 7.2 Functional Block Diagram
- 7.3
Feature Description
- 7.3.1 High-Speed Forward Channel Data Transfer
- 7.3.2 Low-Speed Back Channel Data Transfer
- 7.3.3 Backward Compatible Mode
- 7.3.4 Input Equalization Gain
- 7.3.5 Common-Mode Filter Pin (CMF)
- 7.3.6 Video Control Signal Filter
- 7.3.7 EMI Reduction Features
- 7.3.8 Enhanced Progressive Turnon (EPTO)
- 7.3.9 LVCMOS VDDIO Option
- 7.3.10 Power Down (PDB)
- 7.3.11 Stop Stream Sleep
- 7.3.12 Serial Link Fault Detect
- 7.3.13 Oscillator Output
- 7.3.14 Pixel Clock Edge Select (RFB)
- 7.3.15 Built In Self Test (BIST)
- 7.3.16 Image Enhancement Features
- 7.3.17 Internal Pattern Generation
- 7.3.18 I2S Receiving
- 7.3.19 Interrupt Pin: Functional Description and Usage (INTB)
- 7.3.20 GPIO[3:0] and GPO_REG[8:4]
- 7.4 Device Functional Modes
- 7.5 Programming
- 7.6 Register Maps
- 8 Application and Implementation
- 9 Power Supply Recommendations
- 10Layout
- 11器件和文档支持
- 12机械、封装和可订购信息
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.
8.1 Application Information
The DS90UH926Q-Q1, in conjunction with the DS90UH925Q-Q1, is intended for interface between a HDCP compliant host (graphics processor) and a Display. It supports an 24-bit color depth (RGB888) and high definition (720p) digital video format. It allows to receive a three 8-bit RGB stream with a pixel rate up to 85 MHz together with three control bits (VS, HS and DE) and three I2S-bus audio stream with an audio sampling rate up to 192 kHz. The included HDCP 1.3 compliant cipher block allows the authentication of the DS90UH926Q, which decrypts both video and audio contents. The keys are pre-loaded by TI into non-volatile memory (NVM) for maximum security.
8.1.1 Display Application
The deserializer is expected to be located close to its target device. The interconnect between the deserializer and the target device is typically in the 1-inch to 3-inch separation range. The input capacitance of the target device is expected to be in the 5-pF to 10-pF range. Take care of the PCLK output trace as this signal is edge-sensitive and strobes the data. It is also assumed that the fanout of the deserializer is up to three in the repeater mode. If additional loads need to be driven, a logic buffer or mux device is recommended.
8.2 Typical Application
Figure 24 shows a typical application of the DS90UH926Q-Q1 deserializer for an 85 MHz 24-bit color display application. Inputs utilize 0.1-μF coupling capacitors to the line and the deserializer provides internal termination. Bypass capacitors are placed near the power supply pins. At a minimum, seven 0.1-μF capacitors and two 4.7-μF capacitors should be used for local device bypassing. Ferrite beads are placed on the power lines for effective noise suppression. Because the device in the Pin/STRAP mode, two 10 kΩ pull-up resistors are used on the parallel output bus to select the desired device features.
The interface to the target display is with 3.3-V LVCMOS levels, thus the VDDIO pins are connected to the 3.3-V rail. A delay cap is placed on the PDB signal to delay the enabling of the device until power is stable.
Figure 24. Typical Connection Diagram
Figure 25. Typical Display System Diagram
8.2.1 Design Requirements
For the typical design application, use the following as input parameters:
Table 12. Design Parameters
| DESIGN PARAMETER | EXAMPLE VALUE |
|---|---|
| VDDIO | 1.8 V or 3.3 V |
| VDD33 | 3.3 V |
| AC-Coupling Capacitor for RIN± | 100 nF |
| PCLK Frequency | 78 MHz |
8.2.2 Detailed Design Procedure
8.2.2.1 Transmission Media
The DS90UH925Q-Q1 and DS90UH926Q-Q1 chipset is intended to be used in a point-to-point configuration through a shielded twisted pair cable. The serializer and deserializer provide internal termination to minimize impedance discontinuities. The interconnect (cable and connector) between the serializer and deserializer should have a differential impedance of 100 Ω. The maximum length of cable that can be used is dependant on the quality of the cable (gauge, impedance), connector, board (discontinuities, power plane), the electrical environment (for example, power stability, ground noise, input clock jitter, PCLK frequency, etc.) and the application environment.
The resulting signal quality at the receiving end of the transmission media may be assessed by monitoring the differential eye opening of the serial data stream. The Receiver CML Monitor Driver Output Specifications define the acceptable data eye opening width and eye opening height. A differential probe should be used to measure across the termination resistor at the CMLOUT± pin Figure 2.
8.2.3 Application Curves
Figure 26. Deserializer CMLOUT Eye Diagram With 78-MHz TX Pixel Clock
Figure 27. Deserializer FPD-Link III Input With 78-MHz TX Pixel Clock