ZHCSDR2A April 2015 – October 2024 FDC1004-Q1
PRODUCTION DATA
These registers configure the input channels and CAPDAC setting for a measurement.
Field Name | Bits | Description | ||
---|---|---|---|---|
CHA(1)(2) | [15:13] | Positive input channel capacitive to digital converter | b000 | CIN1 |
b001 | CIN2 | |||
b010 | CIN3 | |||
b011 | CIN4 | |||
CHB(1)(2) | [12:10] | Negative input channel capacitive to digital converter | b000 | CIN1 |
b001 | CIN2 | |||
b010 | CIN3 | |||
b011 | CIN4 | |||
b100 | CAPDAC | |||
b111 | DISABLED | |||
CAPDAC | [9:5] | Offset Capacitance | b00000 | 0pF (minimum programmable offset) |
- - - - - | Configure the single-ended measurement capacitive offset: Coffset = CAPDAC x 3.125pF | |||
b11111 | 96.875pF (maximum programmable offset) | |||
RESERVED | [04:00] | Reserved | Reserved, always 0 (read only) |