Avoid long traces to connect the sensor to the FDC. Short traces reduce parasitic capacitances between sensor inductor and offer higher system performance.
Systems that require matched channel response need to have matched trace length on all active channels.
10.2 Layout Examples
Figure 62 to Figure 65 show the FDC2114 / FDC2214 evaluation module (EVM) layout.
Figure 62. Example PCB Layout: Top Layer (Signal)
Figure 63. Example PCB Layout: Mid-Layer 1 (GND)
Figure 64. Example PCB Layout: Mid-layer 2 (Power)
Figure 65. Example PCB Layout: Bottom Layer (Signal)