ZHCSBL2C December 2016 – January 2021 HD3SS213
PRODUCTION DATA
The HD3SS213 behaves as a two to one or one to two using high bandwidth pass gates (see GUID-C4313585-757E-496D-BD63-3959F02B38E0.html#GUID-C4313585-757E-496D-BD63-3959F02B38E0). The input ports are selected using the AUX_SEL and Dx_SEL pins which are shown in #GUID-E772FD60-2406-49E9-A6D0-AC97598A2075/SLAS9019944.
CONTROL LINES | SWITCHED I/O PINS | ||||||
---|---|---|---|---|---|---|---|
AUX_SEL | Dx_SEL | AUXA | AUXB | AUXC | DDCA | DDCB | DDCC |
L | L | To/From AUXC | Z | To/From AUXA | Z | Z | Z |
L | H | Z | To/From AUXC | To/From AUXB | Z | Z | Z |
H | L | Z | Z | To/From DDCA | To/From AUXC | Z | Z |
H | H | Z | Z | To/From DDCB | Z | To/From AUXC | Z |
M | L | To/From AUXC | Z | To/From AUXA | To/From DDCC | Z | To/From DDCA |
M | H | Z | To/From AUXC | To/From AUXB | Z | To/From DDCC | To/From DDCB |