ZHCSAQ1D February 2013 – July 2022 INA231
PRODUCTION DATA
请参考 PDF 数据表获取器件具体的封装图。
FAST MODE | HIGH-SPEED MODE | UNIT | |||||||
---|---|---|---|---|---|---|---|---|---|
MIN | TYP | MAX | MIN | TYP | MAX | ||||
f(SCL) | SCL operating frequency | INA231A | 0.001 | 0.4 | 0.001 | 2.5 | MHz | ||
INA231B | 0.01 | 0.4 | 0.01 | 2.5 | |||||
t(BUF) | Bus free time between stop and start conditions | 600 | 260 | ns | |||||
t(HDSTA) | Hold time after repeated START condition. After this period, the first clock is generated. | 100 | 100 | ns | |||||
t(SUSTA) | Repeated start condition setup time | 100 | 100 | ns | |||||
t(SUSTO) | STOP condition setup time | 100 | 100 | ns | |||||
t(HDDAT) | Data hold time, VS ≤ 3.3 V | 0 | 0 | 130 | ns | ||||
t(HDDAT) | Data hold time, VS > 3.3 V | 10 | 10 | 130 | ns | ||||
t(SUDAT) | Data setup time | 100 | 50 | ns | |||||
t(LOW) | SCL clock low period | 1300 | 260 | ns | |||||
t(HIGH) | SCL clock high period | 600 | 60 | ns | |||||
tF | Data fall time | 300 | 80 | ns | |||||
tR | Data rise time | 300 | 80 | ns | |||||
tF | Clock fall time | 300 | 40 | ns | |||||
tR | Clock rise time | 300 | 40 | ns | |||||
tR | Clock/data rise time for SCLK ≤ 100 kHz | 1000 | ns |