For this application, the design requirements are:
- Differential input signal of VDIFF =
2.5 mV
- Common-mode input voltage of
VCM = 10 V
- Power-supply voltage of VS = ±
15 V
- Reference voltage buffered to
VREF = 2.5 V
- Output range within 0 V to 5 V
- First-order filter stage with ‒3-dB
frequency of 27 kHz