ZHCSOW3 September   2020 INA848

PRODUCTION DATA  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 Revision History
  5. 5 Device Comparison Table
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Topology
      2. 8.3.2 Input Common-Mode Range
      3. 8.3.3 Input Protection
    4. 8.4 Device Functional Modes
  9. 9 Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 Filter Pin
        1. 9.1.1.1 RC Filter Network
        2. 9.1.1.2 RLC Filter Network
      2. 9.1.2 Input Bias Current Return Path
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Reference Pin
        2. 9.2.2.2 Noise Analysis
          1. 9.2.2.2.1 Reference Voltage Noise Contribution
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Documentation Support
      1. 12.1.1 Related Documentation
    2. 12.2 Receiving Notification of Documentation Updates
    3. 12.3 支持资源
    4. 12.4 Trademarks
    5. 12.5 静电放电警告
    6. 12.6 术语表
  13. 13Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

7.5 Electrical Characteristics

at TA = 25°C, VS = ±15 V, RL = 10 kΩ, G = 2000 (fixed) and VREF = 0 V (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
INPUT
VOSI Input offset voltage ±10 ±35 µV
TA = –40°C to +125°C(1) ±80
Input offset voltage drift TA = –40°C to +125°C ±0.1 ±0.45 µV/°C
PSRR Power-supply rejection ratio ±4 V ≤ (VS) ≤ ±18 V 125 150 dB
Zin Input impedance 1 || 7 GΩ || pF
RFI filter, –3-dB frequency 250 MHz
VCM Operating input voltage(3) VS = ±4 V to ±18 V (–VS) + 2.5 (+VS) – 2.5 V
VS = ±4 V to ±18 V, TA = –40°C to +125°C See  Figure 7-9
CMRR Common-mode rejection ratio At dc to 60 Hz, RTI
(–VS) + 2.5 V < VCM <  (+VS) – 2.5 V
 		 132 150 dB
At 50 kHz, RTI
(–VS) + 2.5 V < VCM <  (+VS) – 2.5 V
 		 110
BIAS CURRENT
IB Input bias current VCM = VS / 2 25 50 nA
Input bias current dift TA = –40°C to +125°C 40 pA/℃
IOS Input offset current VCM = VS / 2 2 10 nA
Input offset current drift TA = –40°C to +125°C 10 pA/℃
NOISE VOLTAGE
eNI Input voltage noise f = 1 kHz, RS = 0 Ω 1.3 1.5(2) nV/√Hz
fB = 0.1 Hz to 10 Hz, RS = 0 Ω 55 nVPP
In Input current noise f = 1 kHz 1.85 pA/√Hz
fB = 0.1 Hz to 10 Hz 75 pAPP
GAIN
G First stage gain 200 V/V
Subtractor stage gain 10 V/V
GE Total gain error VO = ±10 V 0.05 0.15(1) (2) %
Total gain drift  TA = –40°C to +125°C 5(1) (2) ppm/°C
Total gain nonlinearity  VO = –10 V to +10 V, no load 10 ppm
THD+N Total harmonic distortion and noise f = 20 kHz, VO = 10 Vpp   –109 dBc
HD2 Second-order harmonic distortion f = 20 kHz, VO = 10 Vpp   –112 dBc
HD3 Third-order harmonic distortion f = 20 kHz, VO = 10 Vpp   –119 dBc
THD+N Total harmonic distortion and noise RL = 1 MΩ, f = 20 kHz, VO = 10 Vpp  –111 dBc
HD2 Second-order harmonic distortion RL = 1 MΩ, f = 20 kHz, VO = 10 Vpp  –117 dBc
HD3 Third-order harmonic distortion RL = 1 MΩ, f = 20 kHz, VO = 10 Vpp  –118 dBc
OUTPUT
Output voltage swing (–VS) + 0.15 (+VS) – 0.15 V
CL Load capacitance  In stable condition 1000 pF
ISC Short-circuit current Continuous to VS / 2 ±30 mA
FREQUENCY RESPONSE
BW Bandwidth, –3 dB 2.8 MHz
SR Slew rate VSTEP = 10 V 35(1) 45 V/µs
tS Settling time 0.01%, VSTEP = 10 V 0.5 µs
0.001%, VSTEP = 10 V 0.9
REFERENCE INPUT
RIN Input impedance 132 kΩ
IIN Input current 6.5 µA
Reference input voltage –VS +VS V
Gain to output 1 V/V
Reference gain error 0.01 %
FILTER INPUTS
RFIL Input impedance, filter terminal 6 kΩ
Voltage range, filter terminal –VS +VS V
POWER SUPPLY
IQ Quiescent current VIN = 0 V 6.2 6.6 mA
TA = –40°C to +85°C 7.9
TA = –40°C to +125°C 8.8
(1) Specified by characterization.
(2) Specified by design.
(3) The input voltage range depends on the common-mode voltage, differential voltage, gain, and reference voltage.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |