ZHCSQ83A March 2022 – October 2022 INA851
PRODUCTION DATA
The requirements for the application driving the ADS8900B ADC are listed in the following table.
PARAMETER | VALUE |
---|---|
Differential to differential conversion | VINDIFF to VOUTDIFF |
Supply voltages | VS± = ± 15 V, VDD = 5.2 V, VREF = 5 V |
Full-scale range of ADC for FSR | FSR = ± 5 V |
Driver configuration | See Table 9-2 |
Circuit bandwidth | f(–3dB) = 31.7 kHz |
Output RC elements | See ADS8900B input requirements |
To eliminate ground loops, unwanted parasitic effects, and distortion, use appropriate PCB layout and grounding techniques (see also Section 9.4).