ZHCSIQ8R July   2006  – October 2024 ISO7220A , ISO7220B , ISO7220C , ISO7220M , ISO7221A , ISO7221B , ISO7221C , ISO7221M

PRODUCTION DATA  

  1.   1
  2. 1 特性
  3. 2 应用
  4. 3 说明
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings
    3. 5.3  Recommended Operating Conditions
    4. 5.4  Thermal Information
    5. 5.5  Power Ratings
    6. 5.6  Insulation Specifications
    7. 5.7  Safety-Related Certifications
    8. 5.8  Safety Limiting Values
    9. 5.9  Electrical Characteristics—5-V VCC1 and VCC2 Supplies
    10. 5.10 Electrical Characteristics—5-V VCC1 and 3.3-V VCC2 Supply
    11. 5.11 Electrical Characteristics—3.3-V VCC1 and 5-V VCC2 Supply
    12. 5.12 Electrical Characteristics—3.3-V VCC1 and VCC2 Supplies
    13. 5.13 Electrical Characteristics—2.8-V VCC1 and VCC2 Supplies
    14. 5.14 Switching Characteristics—5-V VCC1 and VCC2 Supplies
    15. 5.15 Switching Characteristics—5-V VCC1 and 3.3-V VCC2 Supply
    16. 5.16 Switching Characteristics—3.3-VCC1 and 5-V VCC2 Supplies
    17. 5.17 Switching Characteristics—3.3-V VCC1 and VCC2 Supplies
    18. 5.18 Switching Characteristics—2.8-V VCC1 and VCC2 Supplies
    19. 5.19 Insulation Characteristics Curves
    20. 5.20 Typical Characteristics
  7. 6 Parameter Measurement Information
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
    4. 7.4 Device Functional Modes
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Insulation Lifetime
    3. 8.3 Power Supply Recommendations
    4. 8.4 Layout
      1. 8.4.1 Layout Guidelines
        1. 8.4.1.1 PCB Material
      2. 8.4.2 Layout Example
  10. 9 Device and Documentation Support
    1. 9.1 Device Support
      1. 9.1.1 Development Support
    2. 9.2 Documentation Support
      1. 9.2.1 Related Documentation
    3. 9.3 Related Links
    4. 9.4 接收文档更新通知
    5. 9.5 支持资源
    6. 9.6 Trademarks
    7. 9.7 静电放电警告
    8. 9.8 术语表
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

5.6 Insulation Specifications

PARAMETER TEST CONDITIONS VALUE UNIT
GENERAL
CLR External clearance(1) Shortest terminal-to-terminal distance through air 4 mm
CPG External creepage(1) Shortest terminal-to-terminal distance across the package surface 4 mm
DTI Distance through the insulation Minimum internal gap (internal clearance) 0.008 mm
CTI Comparative tracking index DIN EN 60112 (VDE 0884-17); IEC 60112 400 V
Material group II
Overvoltage category Rated mains voltage ≤150 VRMS I-IV
Rated mains voltage ≤300 VRMS I-III
Rated mains voltage ≤400 VRMS I-II
DIN EN IEC 60747-17 (VDE 0884-17):(2)
VIORM Maximum repetitive peak isolation voltage AC voltage (bipolar) 560 VPK
VIOTM Maximum transient isolation voltage VTEST = VIOTM, t = 60 s (qualification);
VTEST = 1.2 x VIOTM, t= 1 s (100% production)		 4000 VPK
qpd Apparent charge(3) Method a: After I/O safety test subgroup 2/3, Vini = VIOTM, tini = 60 s; Vpd(m) = 1.2 × VIORM , tm = 10 s ≤5 pC
Method a: After environmental tests subgroup 1, Vini = VIOTM, tini = 60 s; Vpd(m) = 1.3 × VIORM, tm = 10 s ≤5
Method b: At routine test (100% production);
Vini = 1.2 x VIOTM, tini = 1s;
Vpd(m) = 1.5 x VIORM, tm = 1s (method b1) or
Vpd(m) = Vini, tm = tini (method b2)		 ≤5
CIO Barrier capacitance, input to output(4) VIO = 0.4  sin (2πft), f = 1 MHz 1 pF
RIO Isolation resistance, input to output(4) VIO = 500 V, TA = 25°C >1012 Ω
VIO = 500 V, 100°C ≤ TA ≤ 125°C >1011
VIO = 500 V at TS = 150°C >109
Pollution degree 2
Climatic category 40/125/21
UL 1577
VISO Withstand isolation voltage VTEST = VISO = 2500 VRMS, t = 60 s (qualification); VTEST = 1.2 × VISO = 3000 VRMS, t = 1 s (100% production) 2500 VRMS
(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
(2) This coupler is suitable for basic electrical insulation only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
(3) Apparent charge is electrical discharge caused by a partial discharge (pd).
(4) All pins on each side of the barrier tied together creating a two-terminal device
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |