ZHCSKG9 November 2019 LDC1001-Q1
PRODUCTION DATA.
MIN | NOM | MAX | UNIT | |||
---|---|---|---|---|---|---|
fSCLK | Serial clock frequency | See Figure 1 | 4 | MHz | ||
twH | SCLK pulse-width high | fSCLK = 4 Mhz, See Figure 1 | 0.4 / fSCLK | s | ||
twL | SCLK pulse-width low | fSCLK = 4 Mhz, See Figure 1 | 0.4 / fSCLK | s | ||
tsu | SDI setup time | See Figure 1 | 10 | ns | ||
th | SDI hold time | 10 | ns | |||
tODZ | SDO driven-to-tristate time | Measured at 10% / 90% point, See Figure 2 | 20 | ns | ||
tOZD | SDO tristate-to-driven time | Measured at 10% / 90% point, See Figure 2 | 20 | ns | ||
td(OUTPUT) | SDO output delay time | See Figure 2 | 20 | ns | ||
tsu(CS) | CSB setup time | 20 | ns | |||
th(CS) | CSB hold time | 20 | ns | |||
tIAG | inter-access gap | See Figure 16 | 100 | ns | ||
tw(DRDY) | Data ready pulse width | Data ready pulse at every 1 / ODR if no data is read | 1 / fsensor | s |