ZHCSDS7A May 2015 – June 2015 LDC1101
PRODUCTION DATA.
A parallel set of 1 µF and 0.1 µF capacitors should be used to bypass VDD, although it may be necessary to include a larger capacitor with systems which have a larger amount of supply variation. The smallest value capacitor should be placed as close as possible to the VDD pin. A ground plane is recommended to connect both the ground and the Die Attach Pad (DAP).
CLDO capacitor should be nonpolarized and have an equivalent series resistance (ESR) less than 1 Ω, with a SRF of at least 24 MHz.