STARTUP REGULATOR (VIN, VCC Pins) |
VCCReg |
VCC voltage |
Ext. supply disconnected. |
7.4 |
7.7 |
8 |
V |
ICC(Lim) |
VCC current limit |
VCC = 0V. |
19 |
22 |
|
mA |
VCC UVT |
VCC Under-voltage threshold (VCC increasing) |
Ext. supply disconnected, VIN =11V. |
VCC - 300 mV |
VCC - 100 mV |
|
V |
VCC decreasing |
|
5.5 |
6.2 |
6.9 |
V |
IIN |
Startup regulator current |
VIN = 90V, UVLO = 0V |
|
500 |
600 |
µA |
ICCIn |
Supply current into VCC from external source |
Output loads = open, VCC = 10V |
|
4.3 |
7 |
mA |
UVLO |
UVLO |
Under-voltage threshold |
|
1.22 |
1.25 |
1.28 |
V |
IHYST |
Hysteresis current |
|
16 |
20 |
24 |
µA |
CURRENT SENSE INPUT (CS1, CS2 Pins) |
CS |
Current Limit Threshold |
|
0.45 |
0.5 |
0.55 |
V |
|
CS delay to output |
CS1 (CS2) taken from zero to 1.0V. Time for OUT1 (OUT2) to fall to 90% of VCC. Output load = 0 pF. |
|
40 |
|
ns |
|
Leading edge blanking time at CS1 (CS2) |
|
|
50 |
|
ns |
|
CS1 (CS2) sink impedance (clocked) |
Internal pull-down FET on. |
|
30 |
55 |
Ω |
RCS |
Equivalent input resistance at CS |
CS taken from 0.2V to 0.5V, internal FET off. |
|
42 |
|
kΩ |
CURRENT LIMIT RESTART (RES Pin) |
ResTh |
Threshold |
|
2.4 |
2.55 |
2.7 |
V |
Charge source current |
|
15 |
20 |
25 |
µA |
Discharge sink current |
|
7.5 |
10 |
12.5 |
µA |
SOFT-START (SS1, SS2 Pins) |
ISS |
Current source (normal operation) |
|
35 |
50 |
65 |
µA |
Current source during a current limit restart |
|
0.7 |
1 |
1.3 |
µA |
VSS |
Open circuit voltage |
|
|
5 |
|
V |
OSCILLATOR (RT/SYNC Pin) |
FS1 |
Frequency 1 (at OUT1, OUT2) |
RT = 42.2 kΩ |
183 |
200 |
217 |
kHz |
FS2 |
Frequency 2 (at OUT1, OUT2) |
RT = 13.7 kΩ |
530 |
600 |
670 |
kHz |
|
DC voltage |
|
|
2 |
|
V |
|
Input Sync threshold |
|
2.6 |
3.3 |
3.7 |
V |
PWM CONTROLLER (COMP1, COMP2, Duty Cycle Limit Pins) |
|
Delay to output |
COMP1 (COMP2) set to 2V. CS1 (CS2) stepped from 0 to 0.4V. Time for OUT1 (OUT2) to fall to 90% of VCC. Output load = 0 pF. |
|
50 |
|
ns |
VCOMP |
COMP1 (COMP2) open circuit voltage |
|
|
5 |
|
V |
ICOMP |
COMP1 (COMP2) short circuit current |
COMP1 (COMP2) = 0V |
0.6 |
1 |
1.4 |
mA |
|
COMP1 (COMP2) to PWM1 (PWM2) gain |
|
|
0.33 |
|
V/V |
|
Minimum duty cycle |
SS1 (SS2) = 0V |
|
|
0% |
|
|
Maximum duty cycle 1 |
UVLO pin = 1.30V, RDCL = RT, COMP1 (COMP2) = open |
|
76% |
|
|
|
Maximum duty cycle 2 |
UVLO pin = 3.75V, RDCL = RT, COMP1 (COMP2) = open |
|
20% |
|
|
|
Maximum duty cycle 3 |
UVLO pin = 1.30V, RDCL = RT/4, COMP1 (COMP2) = open |
|
20% |
|
|
|
Maximum duty cycle 4 |
UVLO pin = 2.50V, RDCL = RT, COMP1 (COMP2) = open |
|
50% |
|
|
|
Maximum duty cycle 5 |
UVLO pin = 1.30V, RDCL = RT/2, COMP1 (COMP2) = open |
|
40% |
|
|
|
Slope compensation |
Delta increase at PWM comparator to CS1 (CS2) |
|
90 |
|
mV |
|
Channel mismatch |
CS1 (CS2) = 0.25V |
|
|
7% |
|
|
Soft-start to COMP offset |
SS1 (SS2) = 0.8V |
|
0 |
|
V |
MAIN OUTPUT DRIVERS (OUT1, OUT2) |
|
Output high voltage |
IOUT = 50mA (source) |
VCC-1 |
VCC-0.2 |
|
V |
|
Output low voltage |
IOUT = 100 mA (sink) |
|
0.3 |
1 |
V |
|
Rise time |
CLOAD = 1 nF |
|
12 |
|
ns |
|
Fall time |
CLOAD = 1 nF |
|
10 |
|
ns |
|
Peak source current |
|
|
1.5 |
|
A |
|
Peak sink current |
|
|
2.5 |
|
A |
THERMAL SHUTDOWN |
TSD |
Shutdown temperature |
|
|
165 |
|
°C |
|
Hysteresis |
|
|
20 |
|
°C |