The recommended design-in procedure for the LM5067 is as follows:
- Determine the minimum and maximum system voltages (VEE). Select the input resistor (RIN) to provide at least 2 mA into the VCC pin at the minimum system voltage. The resistor’s power rating must be suitable for its power dissipation at maximum system voltage ((VSYS – 13V)2/RIN).
- Determine the current limit threshold (ILIM). This threshold must be higher than the normal maximum load current, allowing for tolerances in the current sense resistor value and the LM5067 Current Limit threshold voltage. Use equation 1 to determine the value for RS.
- Determine the maximum allowable power dissipation for the series pass FET (Q1), using the device’s SOA information. Use equation 2 to determine the value for RPWR.
- Determine the value for the timing capacitor at the TIMER pin (CT) using Equation 3. The fault timeout period (tFAULT) must be longer than the circuit’s turn-on-time. The turn-on time can be estimated using the equations in the Turn-on Time section of this data sheet, but should be verified experimentally. Allow for tolerances in the values of the external capacitors, sense resistor, and the LM5067 Electrical Characteristics for the TIMER pin, current limit and power limt. Review the resulting insertion time, and the restart timing if the LM5067-2 is used.
- Choose option A, B, C, or D from the UVLO, OVLO section of the Application Information for setting the UVLO and OVLO thresholds and hysteresis. Use the procedure in the appropriate option to determine the resistor values at the UVLO and OVLO pins.
- Choose the appropriate voltage, and pull-up resistor, for the Power Good output.