ZHCS571I August 2010 – April 2018 LM5119
PRODUCTION DATA.
PARAMETER | TEST CONDITIONS | MIN(1) | TYP(2) | MAX(1) | UNIT | ||
---|---|---|---|---|---|---|---|
VIN SUPPLY | |||||||
IBIAS | VIN operating current | SS1 = SS2 = 0 V | 6 | 7.3 | mA | ||
VCCDIS = 2V, SS1 = SS2 = 0 V | 400 | 550 | µA | ||||
IVCC | VCC1 operating current | VCCDIS = 2 V, SS1 = SS2 = 0 V | 3.9 | 4.5 | mA | ||
VCC2 operating current | VCCDIS = 2 V, SS1 = SS2 = 0 V | 1.4 | 2 | mA | |||
ISHUTDOWN | VIN shutdown current | UVLO = 0 V, SS1 = SS2 = 0 V | 18 | 50 | µA | ||
VCC REGULATOR(3) | |||||||
VCC(REG) | VCC regulation | 6.77 | 7.6 | 8.34 | V | ||
VIN = 6 V, no external load | 5.9 | 5.95 | |||||
Sourcing current limit | VCC = 0 V | 25 | 40 | mA | |||
VCCDIS switch threshold | VCCDIS rising | 1.19 | 1.25 | 1.29 | V | ||
VCCDIS switch hysteresis | 0.07 | V | |||||
VCCDIS input current | VCCDIS = 0 V | –20 | nA | ||||
Undervoltage threshold | Positive going VCC | 4.7 | 4.9 | 5.2 | V | ||
Undervoltage hysteresis | 0.2 | V | |||||
EN2 INPUT | |||||||
VIL | EN2 input low threshold | 2 | 1.5 | V | |||
VIH | EN2 input high threshold | 2.9 | 2.5 | V | |||
EN2 input pullup resistor | 50 | kΩ | |||||
UVLO | |||||||
Threshold | UVLO rising | 1.2 | 1.25 | 1.29 | V | ||
Hysterisis current | UVLO = 1.4 V | 15 | 20 | 25 | µA | ||
Shutdown threshold | 0.4 | V | |||||
Shutdown hysteresis voltage | 0.1 | V | |||||
SOFT START | |||||||
Current source | SS = 0 V | 7 | 10 | 13 | µA | ||
Pulldown RDSON | 10 | Ω | |||||
ERROR AMPLIFIER | |||||||
VREF | FB reference voltage | Measured at FB pin, FB = COMP | 0.788 | 0.8 | 0.812 | V | |
FB input bias current | FB = 0.8 V | 1 | nA | ||||
FB disable threshold | Interleaved threshold | 2.5 | V | ||||
COMP VOH | Isource = 3 mA | 2.8 | V | ||||
COMP VOL | Isink = 3 mA | 0.31 | V | ||||
AOL | DC gain | 80 | dB | ||||
fBW | Unity gain bandwidth | 3 | MHz | ||||
PWM COMPARATORS | |||||||
tHO(OFF) | Forced HO OFF-time | 220 | 320 | 430 | ns | ||
tON(min) | Minimum HO ON-time | CRAMP = 50 pF | 100 | ns | |||
OSCILLATOR | |||||||
fSW1 | Frequency 1 | RT = 25 kΩ | 180 | 200 | 220 | kHz | |
fSW2 | Frequency 2 | RT = 10 kΩ | 430 | 480 | 530 | kHz | |
RT output voltage | 1.25 | V | |||||
RT sync positive threshold | 2.5 | 3.2 | 4 | V | |||
Sync pulse minimum width | 100 | ns | |||||
CURRENT LIMIT | |||||||
VCS(TH) | Cycle-by-cycle sense voltage
threshold (CS – CSG) |
RAMP = 0 | 106 | 120 | 134 | mV | |
CS bias current | CS = 0 V | –70 | –95 | µA | |||
Hiccup mode fault timer | 256 | Cycles | |||||
RES | |||||||
IRES | Current source | 9.7 | µA | ||||
VRES | Threshold | CRES charging | 1.2 | 1.25 | 1.3 | V | |
DIODE EMULATION | |||||||
VIL | DEMB input low threshold | 2 | 1.65 | V | |||
VIH | DEMB input high threshold | 2.9 | 2.6 | V | |||
DEMB input pulldown resistance | 50 | kΩ | |||||
SW zero cross threshold | –5 | mV | |||||
LO GATE DRIVER | |||||||
VOLL | LO low-state output voltage | ILO = 100 mA | 0.1 | 0.18 | V | ||
VOHL | LO high-state output voltage | ILO = –100 mA, VOHL = VCC – VLO | 0.17 | 0.26 | V | ||
LO rise time | C-load = 1000 pF | 6 | ns | ||||
LO fall time | C-load = 1000 pF | 5 | ns | ||||
IOHL | Peak LO source current | VLO = 0 V | 2.5 | A | |||
IOLL | Peak LO sink current | VLO = VCC | 3.3 | A | |||
HO GATE DRIVER | |||||||
VOLH | HO low-state output voltage | IHO = 100 mA | 0.11 | 0.19 | V | ||
VOHH | HO high-state output voltage | IHO = –100 mA, VOHH = VHB – VHO | 0.18 | 0.27 | V | ||
HO rise time | C-load = 1000 pF | 6 | ns | ||||
HO fall time | C-load = 1000 pF | 5 | ns | ||||
IOHH | Peak HO Source current | VHO = 0 V, SW = 0, HB = 8 V | 2.2 | A | |||
IOLH | Peak HO sink current | VHO = VHB = 8 V | 3.3 | A | |||
HB to SW undervoltage | 3 | V | |||||
HB DC bias current | HB – SW = 8 V | 70 | 100 | µA | |||
THERMAL | |||||||
TSD | Thermal shutdown | Rising | 165 | °C | |||
Thermal shutdown hysteresis | 25 | °C |