ZHCSFE2A August 2016 – November 2017 LM5161-Q1
PRODUCTION DATA.
The following table summarizes the dual threshold levels of the undervoltage lockout (EN/UVLO) circuit explained inEnable / Undervoltage Lockout (EN/UVLO).
EN/UVLO PIN VOLTAGE | VCC REGULATOR | MODE | DESCRIPTION |
---|---|---|---|
< 0.35 V | Off | Shutdown | VCC regulator disabled. High and low side FETs disabled. |
0.35 V to 1.24 V | On | Standby | VCC regulator enabled. High and low side FETs disabled. |
> 1.24 V | VCC< VCC(UV) | Standby | VCC regulator enabled. High and low side FETs disabled. |
VCC> VCC(UV) | Operating | VCC regulator enabled. Switching enabled. |
If an EN/UVLO setpoint is not required, the EN/UVLO pin can be driven by a logic signal as an enable input or connected directly to the VIN pin. If the EN/UVLO is directly connected to the VIN pin, the regulator will begin switching when the VCC UVLO is satisfied.