SUPPLY CURRENT |
IQ |
VIN shutdown current |
VEN/UVLO = 0 V |
|
1.4 |
10 |
µA |
|
VIN operating current |
VEN/UVLO = 2 V, VFB = 0.9 V |
|
1.65 |
4 |
mA |
VCC |
VVCC(VIN) |
Regulation voltage |
VBIAS = 0 V, VCC open |
6.95 |
7.35 |
7.88 |
V |
VUV(VCC) |
VCC Undervoltage lockout |
VCC increasing |
3.11 |
3.27 |
3.43 |
|
Undervoltage hysteresis |
|
|
160 |
|
mV |
IVCC |
VCC current limit |
VVCC = 0 V |
65 |
|
|
mA |
ROUT(VCC) |
VCC regulator output impedance |
IVCC = 30 mA, VIN = 3.5 V |
|
9.3 |
16 |
Ω |
BIAS |
VBIAS(SW) |
BIAS switchover voltage |
VIN = 24 V |
7.25 |
8 |
8.75 |
V |
EN/UVLO |
VEN(STBY) |
Standby threshold |
EN/UVLO rising |
0.55 |
0.79 |
0.97 |
V |
IEN(STBY) |
Standby source current |
VEN/UVLO = 1.1 V |
1 |
2 |
3 |
µA |
VEN(OP) |
Operating threshold |
EN/UVLO rising |
1.15 |
1.23 |
1.29 |
V |
ΔIHYS(OP) |
Operating hysteresis current |
VEN/UVLO = 1.5 V |
1.5 |
3.5 |
5.5 |
µA |
SS |
ISS |
Soft-start pull up current |
VSS = 0 V |
4.0 |
5.65 |
7.25 |
µA |
VSS(CL) |
SS clamp voltage |
SS open |
|
1.27 |
|
V |
VFB– VSS |
FB to SS offset |
VSS = 0 V |
|
-15 |
|
mV |
EA (ERROR AMPLIFIER) |
VREF |
Feedback reference voltage |
FB = COMP |
0.788 |
0.800 |
0.812 |
V |
gmEA |
Error amplifier gm |
|
|
1.27 |
|
mS |
ISINK/ISOURCE |
COMP sink/source current |
VFB=VREF ± 300 mV |
|
280 |
|
µA |
ROUT |
Amplifier output resistance |
|
|
20 |
|
MΩ |
BW |
Unity gain bandwidth |
|
|
2 |
|
MHz |
IBIAS(FB) |
Feedback pin input bias current |
FB in regulation |
|
|
100 |
nA |
FREQUENCY |
fSW(1) |
Switching Frequency 1 |
RT = 133 kΩ |
180 |
200 |
220 |
kHz |
fSW(2) |
Switching Frequency 2 |
RT = 47 kΩ |
430 |
500 |
565 |
DITHER |
IDITHER |
Dither source/sink current |
|
|
10.5 |
|
µA |
VDITHER |
Dither high threshold |
|
|
1.27 |
|
V |
|
Dither low threshold |
|
|
1.16 |
|
SYNC |
VSYNC |
Sync input high threshold |
|
2.1 |
|
|
V |
|
Sync input low threshold |
|
|
|
1.2 |
PWSYNC |
Sync input pulse width |
|
75 |
|
500 |
ns |
CURRENT LIMIT |
VCS(BUCK) |
Buck current limit threshold (Valley) |
VIN = VVISNS = 24 V, VVOSNS = 12 V, VSLOPE = 0 V, TJ = 25°C |
53.2 |
76 |
98 |
mV |
VCS(BOOST) |
Boost current limit threshold (Peak) |
VIN = VVISNS = 12 V, VVOSNS = 24 V, VSLOPE = 0 V, TJ = 25°C |
114 |
160 |
202 |
IBIAS(CS/CSG) |
CS/CSG pin bias current |
VCS = VCSG = 0 V |
|
–75 |
|
µA |
IOFFSET(CS/CSG) |
CSG pin bias current |
VCS = VCSG = 0 V |
|
|
14 |
CONSTANT CURRENT LOOP |
VSNS |
Average current loop regulation target |
VISNS(-) = 24 V, sweep ISNS(+), VSS = 0.8 V |
43 |
50 |
57 |
mV |
ISNS |
ISNS(+)/ISNS(–) pin bias currents |
VISNS(+) = VISNS(–) = VIN = 24 V |
|
7 |
|
µA |
Gm |
gm of soft-start pull down amplifier |
VISNS(+)–VISNS(–) = 50 mV, VSS = 0.5 V |
|
1 |
|
mS |
SLOPE |
ISLOPE |
Buck adaptive slope current |
VVISNS = 24 V, VVOSNS = 12 V, VSLOPE = 0 V |
24 |
30 |
35 |
µA |
|
Boost adaptive slope current |
VVISNS = 12 V, VVOSNS = 18 V, VSLOPE = 0 V |
13 |
17 |
21 |
gmSLOPE |
Slope compensation amplifier gm |
|
|
2 |
|
µS |
MODE |
IMODE |
Source current out of MODE pin |
|
17 |
20 |
23 |
µA |
VDCM_HIC |
DCM with hiccup threshold |
|
0.60 |
0.7 |
0.76 |
V |
VCCM_HIC |
CCM with hiccup threshold |
|
1.18 |
1.28 |
1.38 |
VCCM |
CCM no hiccup threshold |
|
2.22 |
2.4 |
2.6 |
PGOOD |
VPGD |
PGOOD trip threshold for falling FB |
Measured with respect to VREF |
|
–9% |
|
|
|
PGOOD trip threshold for rising FB |
Measured with respect to VREF |
|
10% |
|
|
|
Hysteresis |
|
|
2% |
|
|
ILEAK(PGD) |
PGOOD leakage current |
|
|
|
100 |
nA |
ISINK(PGD) |
PGOOD sink current |
VPGOOD = 0.4 V |
2 |
4.2 |
6.5 |
mA |
OUTPUT OVP |
VOVP |
Output overvoltage threshold |
At the FB pin |
|
0.86 |
|
V |
|
Hysteresis |
|
|
21 |
|
mV |
NMOS DRIVERS |
IHDRV1,2 |
Driver peak source current |
VBOOT– VSW = 7 V |
|
1.8 |
|
A |
|
Driver peak sink current |
VBOOT– VSW = 7 V |
|
2.2 |
|
ILDRV1,2 |
Driver peak source current |
|
|
1.8 |
|
|
Driver peak sink current |
|
|
2.2 |
|
RHDRV1,2 |
Driver pull up resistance |
VBOOT– VSW = 7 V |
|
1.9 |
|
Ω |
|
Driver pull down resistance |
VBOOT - VSW = 7 V |
|
1.3 |
|
VUV(BOOT1,2) |
BOOT1,2 to SW1,2 UVLO threshold |
HDRV1,2 shut off |
|
2.73 |
|
V |
|
BOOT1,2 to SW1,2 UVLO hysteresis |
HDRV1,2 start switching |
|
280 |
|
mV |
|
BOOT1,2 to SW1,2 threshold for refresh pulse |
|
|
4.45 |
|
V |
RLDRV1,2 |
Driver pull up resistance |
|
|
2 |
|
Ω |
|
Driver pull down resistance |
|
|
1.5 |
|
tDT1 |
Dead time HDRV1,2 off to LDRV1,2 on |
|
|
55 |
|
ns |
tDT2 |
Dead time LDRV1,2 off to HDRV1,2 on |
|
|
55 |
|
THERMAL SHUTDOWN |
TSD |
Thermal shutdown temperature |
|
|
165 |
|
°C |
TSD(HYS) |
Thermal shutdown hysteresis |
|
|
15 |
|